summaryrefslogtreecommitdiffstats
path: root/src/mainboard/intel/glkrvp
Commit message (Expand)AuthorAgeFilesLines
* mainboards: Remove default CHROMEOS=yKyösti Mälkki2021-02-041-2/+0
* src: Remove unused <boardid.h>Elyes HAOUAS2021-02-031-1/+0
* ACPI: Move include for <vc/google/chromeos.asl>Kyösti Mälkki2021-01-281-3/+0
* ACPI: Add top-level ASLKyösti Mälkki2021-01-271-0/+1
* arch/x86: Use wildcard for mb/smihandler.cKyösti Mälkki2021-01-241-1/+0
* mb/intel/glkrvp: do UART pad configuration at board-levelMichael Niewöhner2021-01-212-1/+7
* mb/intel/glkrvp: do LPC/eSPI pad configuration at board-levelMichael Niewöhner2021-01-212-2/+1
* mrc_cache: Move code for triggering memory training into mrc_cacheShelley Chen2020-11-131-1/+0
* {src/mb,util/autoport}: Use macro for DSDT revisionElyes HAOUAS2020-10-131-1/+1
* geminilake: Factor out MAX_CPUS valueAngel Pons2020-09-091-4/+0
* soc/intel/apollolake: Rename `SOC_INTEL_GLK` symbolAngel Pons2020-09-091-1/+1
* src: Remove unused 'include <stdint.h>Elyes HAOUAS2020-07-141-1/+0
* mb/intel/glkrvp: Drop dead codeAngel Pons2020-07-091-8/+0
* apollolake: update processor power limits configurationSumeet R Pawnikar2020-05-261-2/+4
* treewide: Remove "this file is part of" linesPatrick Georgi2020-05-1121-21/+0
* acpi: Move ACPI table support out of arch/x86 (3/5)Furquan Shaikh2020-05-024-4/+4
* device: Constify struct device * parameter to write_acpi_tablesFurquan Shaikh2020-04-281-1/+1
* mainboard/intel: Use SPDX for GPL-2.0-only filesAngel Pons2020-04-0621-273/+42
* Trim `.acpi_fill_ssdt_generator` and `.acpi_inject_dsdt_generator`Nico Huber2020-04-021-1/+1
* drivers/generic/max98357a: Allow custom _HID from configAamir Bohra2020-03-201-0/+1
* mainboard/[g-p]*: Remove copyright noticesPatrick Georgi2020-03-1821-21/+0
* chromeos: stop sharing write protect GPIO with depthchargeJoel Kitching2020-03-071-1/+0
* mb/intel/glkrvp/chromeos.fmd: Correct indentationAngel Pons2020-02-181-5/+5
* src: Remove blank acpi_tables source filesKarthikeyan Ramasubramanian2020-01-101-3/+0
* mb/**/dsdt.asl: Remove outdated sleepstates.asl commentAngel Pons2019-12-311-1/+0
* Kconfig: comply to Linux 5.3's Kconfig language rulesPatrick Georgi2019-11-231-1/+1
* soc/intel/sgx: convert SGX and PRMRR devicetree options to KconfigMichael Niewöhner2019-11-042-8/+4
* soc/intel/{IA-CPU/SOC}: Move sleepstates.asl into southbridge/intel/common/acpiSubrata Banik2019-11-011-1/+1
* mb/[google/intel]/*: Specify Chrome EC bus - LPC or ESPIMartin Roth2019-10-031-1/+1
* mb: remove test-only HWIDsHung-Te Lin2019-09-301-5/+0
* Split MAYBE_STATIC to _BSS and _NONZERO variantsKyösti Mälkki2019-08-262-2/+2
* arch/x86: Avoid HAVE_SMI_HANDLER conditional with smm-classKyösti Mälkki2019-07-091-1/+1
* mainboard: remove "recovery" gpio, selectively add "presence" gpio.Matt Delco2019-05-131-1/+0
* vboot: deprecate physical dev switchJoel Kitching2019-03-271-7/+0
* coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)Julius Werner2019-03-088-14/+14
* mainboard: Enable PRESERVE flag in all vboot/chromeos FMD filesHung-Te Lin2019-03-051-5/+5
* Kconfig: Remove symbol names for choicesNico Huber2019-01-241-1/+1
* mb/intel/glkrvp: Fix termination for dual voltage pinsShamile Khan2019-01-231-9/+9
* buildsystem: Promote rules.h to default includeKyösti Mälkki2019-01-161-1/+0
* soc/mainboard: Update mainboard UART KconfigLijian Zhao2019-01-111-0/+1
* cpu/intel/common: Use a common acpi/cpu.asl fileArthur Heymans2018-11-301-1/+1
* mb: Set coreboot as DSDT's manufacturer model IDElyes HAOUAS2018-11-231-2/+3
* ACPI: Fix DSDT's revision fieldElyes HAOUAS2018-11-211-1/+1
* Move compiler.h to commonlibNico Huber2018-10-085-5/+0
* ec/google/chromeec: Update google_chromeec_get_board_version prototypeKarthikeyan Ramasubramanian2018-09-202-6/+18
* mainboards: Add SMMSTORE region in chromeos configsPatrick Georgi2018-09-121-1/+2
* src/mainboard: Fix typoElyes HAOUAS2018-08-091-1/+1
* mb/intel/glkrvp: Get rid of DRIVERS_PS2_KEYBOARD selectionFurquan Shaikh2018-07-031-1/+0
* soc/intel/{glk,apl} and mainboards: Configure LPC_CLKRUN# pin as GPIO for S0ixHannah Williams2018-06-151-14/+3
* soc/intel/common/block: Add common chip config blockSubrata Banik2018-06-061-5/+12
generated by cgit v1.2.3 (git 2.25.1) at 2024-09-04 06:09:16 +0000