| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | mb/intel/shadowmountain: Add the ramstage code | V Sowmya | 2021-02-27 | 1 | -0/+4 |
| * | mb/intel/shadowmountain: Add the romstage code | V Sowmya | 2021-02-22 | 1 | -0/+3 |
| * | mb/intel/shadowmountain: Add bootblock and verstage code | V Sowmya | 2021-02-06 | 1 | -0/+13 |
 |
index : coreboot.git | |
| Coreboot firmware sources | coreboot |
| summaryrefslogtreecommitdiffstats |