summaryrefslogtreecommitdiffstats
path: root/src/mainboard/intel/shadowmountain
Commit message (Expand)AuthorAgeFilesLines
* mb/intel/shadowmountain: Add Cr50 supportAamir Bohra2021-04-062-2/+17
* mb/intel/shadowwmountain: Enable CSE Lite SKU for shadowmountainSridhar Siricilla2021-03-281-0/+1
* mb/intel/shadowmountain: Disable the unused CPU PCIe RPV Sowmya2021-03-261-1/+1
* mb/intel/shadowmountain: Update HDMI audio mode to 8TSugnan Prabhu S2021-03-171-1/+1
* mb/intel/shadowmountain: Disable xDCISugnan Prabhu S2021-03-171-1/+1
* mb/intel/shadowmountain: Add ACPI entry for BT reset GPIOAamir Bohra2021-03-151-0/+2
* mb/intel/shadowmountain: Enable Type-C subsystemV Sowmya2021-03-122-2/+49
* mb/intel/shadowmountain: Add the ASL codeV Sowmya2021-02-271-0/+28
* mb/intel/shadowmountain: Add the ramstage codeV Sowmya2021-02-2711-9/+726
* vboot: update GBB flags to use altfw terminologyJoel Kitching2021-02-271-1/+1
* mb/intel/shadowmountain: Add the romstage codeV Sowmya2021-02-2210-0/+203
* Revert "mb/intel/shadowmountain: Add the ASL code"Patrick Georgi2021-02-111-29/+0
* mb/intel/shadowmountain: Add the ASL codeV Sowmya2021-02-111-0/+29
* mb/intel/shadowmountain: Add bootblock and verstage codeV Sowmya2021-02-069-0/+282
* mb/intel/shadowmountain: Add flash layoutV Sowmya2021-01-281-0/+43
* ACPI: Add top-level ASLKyösti Mälkki2021-01-271-0/+1
* mb/intel/shadowmountain: Add Intel Pre-CEP shadowmountain boardV Sowmya2020-12-215-0/+52
generated by cgit v1.2.3 (git 2.25.1) at 2024-09-04 05:01:48 +0000