| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | src: Remove unused <arch/cpu.h> | Elyes HAOUAS | 2021-02-11 | 1 | -1/+0 |
| * | soc/intel/tgl and tgl mb/google,intel: Use the newly added meminit block driver | Furquan Shaikh | 2021-01-25 | 1 | -37/+39 |
| * | treewide: Remove "this file is part of" lines | Patrick Georgi | 2020-05-11 | 1 | -1/+0 |
| * | mainboard/intel: Use SPDX for GPL-2.0-only files | Angel Pons | 2020-04-06 | 1 | -13/+2 |
| * | soc/intel/tigerlake: Reorganize memory initialization support | Furquan Shaikh | 2020-04-02 | 1 | -21/+42 |
| * | mainboard/[g-p]*: Remove copyright notices | Patrick Georgi | 2020-03-18 | 1 | -1/+0 |
| * | mb/intel/tglrvp: add Tiger Lake memory initialization support | Srinidhi N Kaushik | 2020-02-26 | 1 | -0/+59 |
 |
index : coreboot.git | |
| Coreboot firmware sources | coreboot |
| summaryrefslogtreecommitdiffstats |