summaryrefslogtreecommitdiffstats
path: root/src/mainboard/intel/tglrvp/variants/tglrvp_up4
Commit message (Expand)AuthorAgeFilesLines
* soc/intel/tgl: Replace dt `HeciEnabled` by `HECI1 disable` configSubrata Banik2022-01-141-3/+0
* soc/intel/tigerlake: add devicetree option PcieRpSlotImplementedMichael Niewöhner2022-01-141-0/+4
* mb: Add space before closing comment block keywordPaul Menzel2021-12-231-1/+1
* drivers/intel/pmc_mux/conn: Change usb{23}_port_number fields to device pointersReka Norman2021-12-231-4/+4
* soc/intel/tigerlake: Hook up DPTF device to devicetreeFelix Singer2021-12-091-3/+0
* soc/intel/tigerlake: Hook up SMBus device to devicetreeFelix Singer2021-12-091-1/+0
* ChromeOS: Replace with or add <types.h>Kyösti Mälkki2021-11-111-1/+1
* ChromeOS: Fix <vc/google/chromeos/chromeos.h>Kyösti Mälkki2021-11-091-0/+1
* soc/intel/common: Use CHIPSET_LOCKDOWN_COREBOOT by defaultFelix Singer2021-08-281-1/+0
* mb/*/{tglrvp,volteer,deltaur}: move cpu_cluster configuration to chipset.cbMAULIK V VAGHELA2021-08-161-2/+0
* mb/*/{tglrvp,volteer,deltaur}: Remove hardcoding of BSP APIC IDMAULIK V VAGHELA2021-08-161-3/+1
* mb/intel/tglrvp: Update Power Limit2 minimum valueSumeet Pawnikar2021-07-081-1/+1
* mb/intel/tglrvp: Enable RTD3 for WWANBora Guvendik2021-03-151-1/+7
* mb/intel/tglrvp/variants: Disable non-existing BT PCI interface and add BT flagCliff Huang2021-03-151-1/+3
* src: Remove unused <arch/cpu.h>Elyes HAOUAS2021-02-111-1/+0
* soc/intel/tgl and tgl mb/google,intel: Use the newly added meminit block driverFurquan Shaikh2021-01-251-37/+39
* mb/intel/tglrvp: do UART pad config at board-levelMichael Niewöhner2021-01-211-0/+4
* mb/intel/tglrvp: Enable CNVi Bluetooth for UP4Bora Guvendik2020-12-141-1/+1
* mb, soc/intel: Reorganize CNVi device entries in devicetreeFurquan Shaikh2020-11-021-4/+6
* tigerlake mainboards: switch to devtree aliases for PMC MUX connectorsTim Wawrzynczak2020-10-301-2/+4
* mb/*,soc/intel: drop the obsolete dt option `speed_shift_enable`Michael Niewöhner2020-10-261-3/+0
* mb/intel/tglrvp: Enable Pcie WWAN m.2Bora Guvendik2020-10-142-1/+10
* mb, soc/intel: Switch to using drivers/wifi/generic for Intel WiFi devicesFurquan Shaikh2020-10-131-1/+1
* mb/intel/tglrvp: Add support of TPM over SPIShaunak Saha2020-10-122-6/+27
* mb/intel/tglrvp/variants/tglrvp_up4 - Enable onboard HDMI and type-C displays...Jason Le2020-10-011-4/+14
* mb/intel/tglrvp: Add DTT support for tglrvpSumeet R Pawnikar2020-09-281-1/+41
* mb/intel/tglrvp: Enable Intel Speed Shift Technology for Tigerlake RVPShreesh Chhabbi2020-09-231-0/+3
* mb/intel/tglrvp: Enable HECI interfaceJamie Ryu2020-09-211-0/+3
* mb/*: devicetree: drop now unneeded USBx_PORT_EMPTYMichael Niewöhner2020-09-061-4/+0
* mb/intel/tglrvp: Disable TBT_PCIE3 for UP4John Zhao2020-08-211-1/+1
* mb/intel/tglrvp: Set gpio GPP_H1 for soundcard detectionShaunak Saha2020-08-131-0/+2
* mb/intel/tglrvp: Add interrupt _CRS under CREC scopeJohn Zhao2020-08-121-0/+2
* mb/**/{devicetree,overridetree}.cb: Indent with tabsAngel Pons2020-08-041-2/+2
* mb/intel/tglrvp: Update TCSS D3Hot and D3Cold configurationJohn Zhao2020-07-291-4/+0
* mb/intel/tglrvp: Add support for USB Type-C connector device propertiesJohn Zhao2020-07-291-1/+5
* mb/intel/tglrvp: Add PMC.MUX.CONx devices to devicetree for tglrvp_up4John Zhao2020-07-281-1/+22
* mb/intel/tglrvp: Enable s0ix for tglrvp up3 and up4John Zhao2020-07-121-0/+3
* mb/intel/tglrvp: Enable CpuReplacementCheckJamie Ryu2020-07-121-0/+3
* mainboard/intel/tglrvp: Remove unused PrmrrSize chip configSubrata Banik2020-07-091-2/+0
* mb/intel/tglrvp: Add support for RT 1308Shaunak Saha2020-06-061-0/+6
* mb/intel/tglrvp: Enable TCSS xHCI, PCIe root ports and DMA controllersJohn Zhao2020-06-021-9/+10
* soc/intel/tigerlake: Disable VMDWonkyu Kim2020-05-261-1/+1
* mb/intel/tglrvp: Enable D3HotEnable and D3ColdEnable for tglrvpJohn Zhao2020-05-261-0/+4
* soc/intel/tigerlake: Move PMC PCI resources under PMC deviceTim Wawrzynczak2020-05-201-1/+1
* src: Remove leading blank lines from SPDX headerElyes HAOUAS2020-05-181-3/+0
* treewide: Remove "this file is part of" linesPatrick Georgi2020-05-113-3/+0
* src/: Replace GPL boilerplate with SPDX headersPatrick Georgi2020-05-091-9/+1
* soc/intel/tgl: Synchronize GPIO ASL table with Linux kernelShaunak Saha2020-05-061-1/+1
* soc/intel/tigerlake: Update iDisp Link UPD settingsSrinidhi N Kaushik2020-04-201-6/+0
* mb/tglrvp: Configure intel common configWonkyu Kim2020-04-201-0/+20