summaryrefslogtreecommitdiffstats
path: root/src/mainboard/intel/tglrvp/variants
Commit message (Expand)AuthorAgeFilesLines
* soc/intel/tigerlake: Update iDisp Link UPD settingsSrinidhi N Kaushik2020-04-202-12/+0
* mb/tglrvp: Configure intel common configWonkyu Kim2020-04-202-0/+40
* mb/intel/tglrvp : Enable RP LTRWonkyu Kim2020-04-142-0/+12
* src/mb: Remove unneeded spaces before/after tabsElyes HAOUAS2020-04-102-4/+4
* mainboard/intel: Use SPDX for GPL-2.0-only filesAngel Pons2020-04-067-91/+14
* soc/intel/tigerlake: Reorganize memory initialization supportFurquan Shaikh2020-04-023-43/+85
* soc/intel/tigerlake: Remove Jasper Lake SoC referencesAamir Bohra2020-04-011-1/+1
* tgl boards: Configure retimer Aux orientationBrandon Breitenstein2020-03-302-0/+6
* mb/tglrvp: Add GPE configurationShaunak Saha2020-03-302-0/+16
* mb/tglrvp: Update Audio AIC settings for Tiger LakeSrinidhi N Kaushik2020-03-234-23/+34
* mainboard/[g-p]*: Remove copyright noticesPatrick Georgi2020-03-189-9/+0
* mb/intel/tglrvp: Enable ISH driver and register firmware nameli feng2020-03-162-2/+12
* mb/intel/tglrvp: Enable CNVi in devicetree for Tiger Lake UP3Srinidhi N Kaushik2020-03-152-1/+5
* mb/intel/tglrvp: Update GPIO settingWonkyu Kim2020-03-142-75/+74
* mb/intel/tglrvp: Enable Hybrid storage modeWonkyu Kim2020-03-112-0/+6
* mb/intel/tglrvp: sync up variant folders with latest up3Wonkyu Kim2020-03-112-0/+14
* mb/intel/tglrvp: add CNVi ASL entry for dynamic SSDT generationSrinidhi N Kaushik2020-03-102-2/+10
* mb/intel/tglrvp: Add memory config for Tiger Lake UP4Srinidhi N Kaushik2020-03-091-17/+17
* mb/intel/tglrvp: Add TGL UP4 RVPWonkyu Kim2020-03-094-0/+390
* mb/intel/tglrvp: Add pin mux for CameraWonkyu Kim2020-03-071-0/+4
* mb/intel/tglrvp: Update display ports for RVPWonkyu Kim2020-03-072-1/+10
* mb/intel/tglrvp: Enable Audio AIC with Max98373 & ALC5682 on TGLSrinidhi N Kaushik2020-03-062-2/+73
* mb/intel/tglrvp: add Tiger Lake memory initialization supportSrinidhi N Kaushik2020-02-263-2/+67
* mb/intel/tglrvp: pin mux for ISHWonkyu Kim2020-02-051-0/+18
* mb/intel/tglrvp: pin mux for image clocksWonkyu Kim2020-01-291-0/+4
* mb/intel/tglrvp: Enable DP ports for TGLRVPWonkyu Kim2020-01-281-0/+6
* mb/intel/tglrvp: Enable MIPI cameraWonkyu Kim2020-01-271-0/+6
* mb/intel/tglrvp: Enable rp11 for optaneWonkyu Kim2020-01-251-3/+3
* soc/intel/tigerlake: Fix GPIO communitiesShaunak Saha2020-01-251-2/+2
* mb/intel/tglrvp: Enable SATAWonkyu Kim2020-01-241-1/+5
* mb/intel/tglrvp: Update tglrvp_up3 devicetreeRavi Sarawadi2020-01-181-0/+76
* mb/tglrvp: update gpio pin mux for NVMeWonkyu Kim2020-01-171-1/+3
* mb/intel/tglrvp: Add initial mainboard codeRavi Sarawadi2020-01-146-0/+284
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-17 16:17:08 +0000