summaryrefslogtreecommitdiffstats
path: root/src/mainboard/intel/tglrvp
Commit message (Expand)AuthorAgeFilesLines
* treewide: Remove useless "_STA: Status" commentElyes Haouas2023-02-191-5/+5
* treewide: Remove unuseful "_UID: Unique ID" commentElyes Haouas2023-02-171-3/+3
* treewide: Remove unuseful "_HID: Hardware ID" commentElyes Haouas2023-02-171-3/+3
* mainboard/acpi: Replace constant "Zero" with actual numberFelix Singer2022-12-271-21/+21
* mainboard/acpi: Replace constant "One" with actual numberFelix Singer2022-12-271-6/+6
* mb/**/dsdt.asl: Drop misleading "OEM revision" commentAngel Pons2022-08-161-1/+1
* mb/**/dsdt.asl: Drop superfluous commentsAngel Pons2022-08-161-4/+0
* treewide: Unify Google brandingJon Murphy2022-07-041-1/+1
* soc/intel/tigerlake: Add enum for `DdiPortXConfig`Angel Pons2022-05-052-2/+2
* tpm: Refactor TPM Kconfig dimensionsJes B. Klinke2022-04-211-1/+1
* ChromeEC boards: Drop `IGNORE_IASL_MISSING_DEPENDENCY`Angel Pons2022-04-201-3/+0
* ChromeOS: Add DECLARE_x_CROS_GPIOS()Kyösti Mälkki2022-04-072-10/+2
* ChromeOS: Promote variant_cros_gpio()Kyösti Mälkki2022-04-062-13/+0
* soc/intel/tgl: move DIMM_SPD_SIZE from mb to SoC KconfigMichael Niewöhner2022-03-151-3/+0
* {mb, soc}: Change `memcfg_init()` and `variant_memory_init()` prototypeSubrata Banik2022-03-151-3/+1
* IASL: Ignore IASL's "Missing dependency" warningElyes HAOUAS2022-01-281-0/+3
* soc/intel/tgl: Replace dt `HeciEnabled` by `HECI1 disable` configSubrata Banik2022-01-142-6/+0
* soc/intel/tigerlake: add devicetree option PcieRpSlotImplementedMichael Niewöhner2022-01-142-0/+8
* mb: Add space before closing comment block keywordPaul Menzel2021-12-232-2/+2
* ChromeOS: Refactor ACPI CNVS generationKyösti Mälkki2021-12-231-7/+0
* drivers/intel/pmc_mux/conn: Change usb{23}_port_number fields to device pointersReka Norman2021-12-232-8/+8
* soc/intel/tigerlake: Hook up DPTF device to devicetreeFelix Singer2021-12-092-6/+0
* soc/intel/tigerlake: Hook up SMBus device to devicetreeFelix Singer2021-12-092-2/+0
* Reland "vboot_logic: Set VB2_CONTEXT_EC_TRUSTED in verstage_main"Hsuan-ting Chen2021-11-151-0/+7
* ChromeOS: Replace with or add <types.h>Kyösti Mälkki2021-11-113-2/+3
* ChromeOS: Fix <vc/google/chromeos/chromeos.h>Kyösti Mälkki2021-11-092-0/+2
* mb/google,intel: Fix indirect include bootmode.hKyösti Mälkki2021-11-051-0/+1
* mb/intel/tglrvp: Enable USB4 resources using SoC KconfigFurquan Shaikh2021-09-131-15/+1
* src/*: Specify type of `DIMM_SPD_SIZE` onceAngel Pons2021-09-031-1/+0
* soc/intel/common: Use CHIPSET_LOCKDOWN_COREBOOT by defaultFelix Singer2021-08-282-2/+0
* mb/*/{tglrvp,volteer,deltaur}: move cpu_cluster configuration to chipset.cbMAULIK V VAGHELA2021-08-162-4/+0
* mb/*/{tglrvp,volteer,deltaur}: Remove hardcoding of BSP APIC IDMAULIK V VAGHELA2021-08-162-6/+2
* mb/*: Specify type of `VARIANT_DIR` onceAngel Pons2021-07-261-1/+0
* mb/*: Specify type of `DEVICETREE` onceAngel Pons2021-07-261-1/+0
* mb/*: Specify type of `MAINBOARD_PART_NUMBER` onceAngel Pons2021-07-261-1/+0
* mb/*: Specify type of `MAINBOARD_DIR` onceAngel Pons2021-07-261-1/+0
* mb/intel/tglrvp: Update Power Limit2 minimum valueSumeet Pawnikar2021-07-082-2/+2
* soc/intel/tigerlake: Move MAX_CPUS to KconfigAndy Pont2021-06-101-4/+0
* mb/intel/tglrvp: Enable RTD3 for WWANBora Guvendik2021-03-152-2/+14
* mb/intel/tglrvp/variants: Disable non-existing BT PCI interface and add BT flagCliff Huang2021-03-152-2/+6
* mb/*/*: Don't select PCIEXP_HOTPLUGArthur Heymans2021-03-031-1/+3
* src: Remove unused <arch/cpu.h>Elyes HAOUAS2021-02-112-2/+0
* mainboards: Remove default CHROMEOS=yKyösti Mälkki2021-02-041-2/+0
* ACPI: Move include for <vc/google/chromeos.asl>Kyösti Mälkki2021-01-281-5/+0
* ACPI: Add top-level ASLKyösti Mälkki2021-01-271-0/+1
* soc/intel/tgl and tgl mb/google,intel: Use the newly added meminit block driverFurquan Shaikh2021-01-254-80/+83
* arch/x86: Use wildcard for mb/smihandler.cKyösti Mälkki2021-01-241-2/+0
* mb/intel/tglrvp: do UART pad config at board-levelMichael Niewöhner2021-01-213-1/+9
* mb/intel/tglrvp: Enable CNVi Bluetooth for UP4Bora Guvendik2020-12-141-1/+1
* mb/intel/tglrvp: Restrict SI_ME region to lower 16MiBFurquan Shaikh2020-12-081-2/+2
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-18 02:08:34 +0000