index
:
coreboot.git
24.02_branch
4.1
4.10_branch
4.11_branch
4.12_branch
4.14_branch
4.15_branch
4.16_branch
4.18_branch
4.19_branch
4.2
4.20_branch
4.22_branch
4.3
4.4
4.8_branch
classic-2014.10
coreboot-v1
coreboot-v3
main
master
rampayload
Coreboot firmware sources
coreboot
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
mainboard
/
intel
/
wtm2
/
devicetree.cb
Commit message (
Expand
)
Author
Age
Files
Lines
*
cpu/intel/haswell: Move chip_ops to cpu cluster
Arthur Heymans
2022-11-25
1
-6
/
+2
*
soc/intel/broadwell: Hook up PCI domain and CPU cluster ops to devicetree
Arthur Heymans
2022-11-12
1
-0
/
+2
*
mb/intel/wtm2: Use Haswell CPU code
Angel Pons
2021-01-24
1
-1
/
+4
*
soc/intel/broadwell: Separate PCH in devicetree
Angel Pons
2020-10-30
1
-2
/
+2
*
mb/intel/wtm2: Prepare devicetree for PCH split
Angel Pons
2020-10-30
1
-37
/
+40
*
broadwell: Factor out PIRQ routing from devicetree
Angel Pons
2020-07-28
1
-9
/
+0
*
mb/*/*/devicetree.cb: Normalize disabled PIRQ values
Angel Pons
2020-07-26
1
-4
/
+4
*
mb/intel/wtm2/devicetree.cb: Align comments
Angel Pons
2020-01-10
1
-31
/
+31
*
wtm2: Convert to use soc/intel/broadwell
Duncan Laurie
2015-01-04
1
-70
/
+48
*
wtm2: Set SerialIO I2C ports to 3.3V
Duncan Laurie
2013-11-25
1
-2
/
+2
*
haswell: configure c-states
Aaron Durbin
2013-11-24
1
-6
/
+6
*
wtm2: Enable SerialIO devices in ACPI mode
Duncan Laurie
2013-04-01
1
-8
/
+12
*
haswell/lynxpoint: Use new PCH/PM helper functions
Duncan Laurie
2013-03-21
1
-5
/
+4
*
Add Intel Whitetip Mountain 2 mainboard
Duncan Laurie
2013-03-18
1
-0
/
+85