summaryrefslogtreecommitdiffstats
path: root/src/mainboard/intel
Commit message (Expand)AuthorAgeFilesLines
* mb/*/*/Kconfig: Drop redundant redeclaration of MAINBOARD_VENDORArthur Heymans2019-11-288-32/+0
* Kconfig: comply to Linux 5.3's Kconfig language rulesPatrick Georgi2019-11-2313-13/+13
* mb/*/*: Remove BROADWELL_DE boardsArthur Heymans2019-11-2115-784/+0
* mb/*/*: Drop FSP_BAYTRAIL supportArthur Heymans2019-11-2136-1970/+0
* mb/*/*: Drop Intel Rangeley mainboardsArthur Heymans2019-11-2142-1825/+0
* nb/intel/sandybridge/mrc: Handle P2P disabling via devicetreeNico Huber2019-11-181-3/+0
* sb/intel/bd82x6x: Handle enabling of GbENico Huber2019-11-181-10/+0
* mb/intel/dcp847ske: Disable xHCI via devicetreeNico Huber2019-11-182-1/+2
* mb/intel/emeraldlake2: Revise early initNico Huber2019-11-181-15/+2
* nb/intel/sandybridge: Set up console in bootblockArthur Heymans2019-11-184-2/+7
* nb/intel/sandybridge: Move to C_ENVIRONMENT_BOOTBLOCKArthur Heymans2019-11-182-0/+2
* sb/intel/bd82x6x: Make the pch_enable_lpc hook optionalArthur Heymans2019-11-182-5/+1
* nb/intel/sandybridge: Make the mainboard_rcba_config hook optionalArthur Heymans2019-11-182-6/+1
* nb/intel/sandybridge: Make the mainboard_early_init hook optionalArthur Heymans2019-11-182-8/+0
* mb/{i945,ich7}: Remove redundant write on V0CTLElyes HAOUAS2019-11-171-3/+0
* nb/intel/x4x: Move to C_ENVIRONMENT_BOOTBLOCKArthur Heymans2019-11-154-2/+10
* nb/intel/i945: Initialize console in bootblockArthur Heymans2019-11-152-1/+4
* nb/intel/i945: Move boilerplate romstage to a common locationArthur Heymans2019-11-151-50/+2
* nb/intel/x4x: Move boilerplate romstage to a common locationArthur Heymans2019-11-152-74/+14
* mb/*/*(ich7/x4x): Use common early southbridge initArthur Heymans2019-11-141-13/+1
* sb/intel/i82801jx: Move early sb init to a common placeArthur Heymans2019-11-141-15/+3
* sb/intel/i82801gx: Add common early codeArthur Heymans2019-11-141-35/+1
* sb/intel/i82801jx: Add common code for LPC decodeArthur Heymans2019-11-122-14/+4
* sb/intel/i82801gx: Add common LPC decode codeArthur Heymans2019-11-124-28/+6
* mb/{x4x}: Remove unused 'include <northbridge/intel/x4x/iomap.h>'Elyes HAOUAS2019-11-112-2/+0
* ELOG: Introduce elog_gsmi variantsKyösti Mälkki2019-11-091-3/+1
* security/vboot/Kconfig: Remove unused symbolsArthur Heymans2019-11-061-1/+0
* soc/intel/sgx: convert SGX and PRMRR devicetree options to KconfigMichael Niewöhner2019-11-044-12/+4
* mb/*/*/others: Use sb/intel/common/acpi/platform.aslArthur Heymans2019-11-048-152/+4
* sb/intel/lynxpoint: Use sb/intel/common/platform.aslArthur Heymans2019-11-041-1/+1
* mb/*/*{i82801gx}: Use sb/intel/common/acpi/platform.aslArthur Heymans2019-11-044-58/+2
* mb/*/*{i82801ix}: Use sb/intel/common/acpi/platform.aslArthur Heymans2019-11-042-29/+1
* mb/*/*{bd82x6x/ibexpreak}: Use sb/intel/common/acpi/platform.aslArthur Heymans2019-11-042-2/+2
* mb/intel/{i82801gx,x4x}: Don't select ASPM optionsArthur Heymans2019-11-031-3/+0
* mb/intel/saddlebrook: Enable Chipset_lockdown coreboot configPraveen Hodagatta Pranesh2019-11-011-0/+5
* mb/intel/saddlebrook: Select coreboot MP initPraveen Hodagatta Pranesh2019-11-011-1/+0
* soc/intel/{cnl,icl}: Move globalnvs.asl/nvs.h into common/block/Subrata Banik2019-11-013-3/+3
* soc/intel/{IA-CPU/SOC}: Move sleepstates.asl into southbridge/intel/common/acpiSubrata Banik2019-11-0124-24/+24
* mb/(ich7): Use macro instead of magic numberElyes HAOUAS2019-10-271-4/+4
* src: Use 'include <boot/coreboot_tables.h>' when appropriateElyes HAOUAS2019-10-275-5/+0
* soc,mb/intel: clean up remaining FSP2.0 socs/boardsMichael Niewöhner2019-10-263-4/+0
* soc/intel/skylake: move/rename files after drop of FSP 1.1Michael Niewöhner2019-10-262-2/+0
* soc/intel/skylake: drop support for FSP 1.1Michael Niewöhner2019-10-262-2/+0
* mb/intel/saddlebrook: Enable serial port on SIOPraveen Hodagatta Pranesh2019-10-261-1/+0
* mb/intel/saddlebrook: migrate to FSP 2.0Michael Niewöhner2019-10-264-84/+69
* mb/intel/kunimitsu: drop support for FSP 1.1Michael Niewöhner2019-10-218-212/+56
* src: Remove unused 'include <string.h>'Elyes HAOUAS2019-10-204-4/+0
* sb/intel/bd82x6x/lpc: Set up default LPC decode rangesArthur Heymans2019-10-162-13/+0
* sb/intel/i82801gx: Move CIR init to a common placeArthur Heymans2019-10-112-30/+2
* mb/[google/intel/lenovo]/*: fix posix shell bug with SPD filesGreg V2019-10-091-1/+1
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-07 11:02:38 +0000