summaryrefslogtreecommitdiffstats
path: root/src/mainboard/lenovo/g505s/romstage.c
Commit message (Expand)AuthorAgeFilesLines
* lenovo/g505s: Switch away from ROMCC_BOOTBLOCKKyösti Mälkki2019-12-121-21/+0
* AGESA,binaryPI: Move PORT80 selection to C bootblockKyösti Mälkki2019-12-091-1/+0
* lenovo/g505s: Switch away from AGESA_LEGACYKyösti Mälkki2017-03-281-69/+2
* AGESA: Add agesa_helper.h headerKyösti Mälkki2017-03-071-0/+1
* AGESA: Switch to MMCONF_SUPPORT_DEFAULTKyösti Mälkki2016-12-011-0/+2
* tree: drop last paragraph of GPL copyright headerPatrick Georgi2015-10-311-4/+0
* Remove address from GPLv2 headersPatrick Georgi2015-05-211-1/+1
* ACPI: Add acpi_is_wakeup_s3() for romstageKyösti Mälkki2015-01-101-1/+1
* AGESA: Add amd_initcpuio() and amd_initmmio()Kyösti Mälkki2014-12-201-2/+2
* mainboard/lenovo/g505s/Kconfig: Remove HUDSON_LEGACY_FREEEdward O'Callaghan2014-12-031-4/+0
* AGESA: Trace execution with AGESA_EVENTLOG()Kyösti Mälkki2014-12-031-8/+7
* AGESA: Common agesawrapper for S3 resumeKyösti Mälkki2014-12-031-0/+1
* AGESA fam15tn / fam15rl / fam16kb: Move LPC decode enable for serial portKyösti Mälkki2014-12-031-0/+4
* AGESA: Use common header for agesawrapperKyösti Mälkki2014-12-031-1/+1
* mainboard/lenovo/g505s: New port Richland APU A10-5750MEdward O'Callaghan2014-11-271-0/+90
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-02 14:24:58 +0000