summaryrefslogtreecommitdiffstats
path: root/src/mainboard/purism/librem_skl/variants
Commit message (Expand)AuthorAgeFilesLines
* mb/purism/librem_skl: Disable CLKREQ for NVMeMatt DeVillier2020-07-261-2/+2
* mb/purism/librem_skl: rename variant directoriesMatt DeVillier2020-05-044-0/+0
* mb/purism/librem_skl: Convert to use override devicetreeMatt DeVillier2020-05-044-479/+44
* mb/purism/librem_skl: Fix CLKREQ for 15v3 NVMeMatt DeVillier2020-05-041-2/+2
* mb/purism/librem_skl: drop SataSpeedLimit restrictionMatt DeVillier2020-05-042-2/+0
* mb/purism/librem_skl: Use ACPI backlight controlsBenjamin Doron2020-05-012-0/+6
* mb/**/devicetree.cb: Remove untrue commentsAngel Pons2020-01-102-2/+0
* purism/librem_skl: add libgfxinit supportMatt DeVillier2019-10-292-0/+16
* {mb,soc/intel/skylake}: remove unused InternalGfxMaxim Polyakov2019-04-062-2/+0
* soc/intel/skylake: Unify serial IRQ optionsNico Huber2019-03-012-2/+6
* soc/intel/skylake: Use real common code for VMX initNico Huber2019-02-182-2/+0
* skylake: Remove "IshEnable"li feng2018-07-112-2/+0
* src: Get rid of unneeded whitespaceElyes HAOUAS2018-06-142-20/+20
* soc/intel/common/block: Add common chip config blockSubrata Banik2018-06-062-2/+6
* soc/intel/skylake: Add option to skip coreboot MP initSubrata Banik2018-06-052-2/+0
* purism/librem_skl: Add AC/DC LoadLine to VR ConfigYouness Alaoui2018-04-062-30/+50
* purism/librem_skl: Set TCC Activation at 95CYouness Alaoui2018-04-062-0/+12
* purism/librem_skl: Enable VMX and Intel SpeedStep in devicetreeYouness Alaoui2018-04-062-0/+6
* purism/librem_skl: Enable TPM supportYouness Alaoui2018-04-064-403/+6
* soc/intel/skylake: Limit xDCI feature when VBOOT is enabledDuncan Laurie2018-03-282-2/+0
* purism/librem13v1, librem13v2, liberm15v3: Fix EC LPC I/O portYouness Alaoui2018-03-262-6/+6
* purism/librem_skl: add new variant Librem 15 v3Matt DeVillier2017-10-263-0/+423
* purism/librem13v2: convert to variant setupMatt DeVillier2017-10-263-0/+417
generated by cgit v1.2.3 (git 2.25.1) at 2024-08-08 08:53:52 +0000