summaryrefslogtreecommitdiffstats
path: root/src/mainboard/razer
Commit message (Expand)AuthorAgeFilesLines
* tpm: Refactor TPM Kconfig dimensionsJes B. Klinke2022-04-211-1/+1
* soc/intel/skl: Replace dt `HeciEnabled` by `HECI1 disable` configSubrata Banik2022-01-161-1/+0
* mainboard: Drop `SataMode` setting from Skylake devicetreesFelix Singer2021-12-121-1/+0
* soc/intel/skylake: switch to common GNVSMichael Niewöhner2021-10-171-1/+1
* Skylake boards: Drop setting useless `IRQ_SLOT_COUNT`Angel Pons2021-10-171-4/+0
* src/mainboard to src/security: Fix spelling errorsMartin Roth2021-10-051-1/+1
* mb/razor/blade_stealth_kbl: Clean up dsdt.aslFelix Singer2021-09-271-16/+6
* mb/razer/blade_stealth_kbl: Disable UART #0 in devicetreeAngel Pons2021-08-311-1/+1
* soc/intel/common: Use CHIPSET_LOCKDOWN_COREBOOT by defaultFelix Singer2021-08-281-5/+0
* mb/*: Specify type of `MAINBOARD_PART_NUMBER` onceAngel Pons2021-07-261-1/+0
* mb/*: Specify type of `MAINBOARD_DIR` onceAngel Pons2021-07-261-1/+0
* mb/razer/blade_stealth_kbl/Kconfig: Fix up indentationAngel Pons2021-07-251-32/+32
* mb/*: drop LPC generic range for port 80Michael Niewöhner2021-04-121-3/+2
* spd_bin: Replace get_spd_cbfs_rdev() with spd_cbfs_map()Julius Werner2021-03-171-6/+4
* cbfs: Replace more instances of cbfs_boot_locate() with newer APIsJulius Werner2021-03-173-36/+1
* mb/razer/blade_stealth_kbl: Configure IRQs as level triggered for HID over I2CKarthikeyan Ramasubramanian2021-02-121-1/+1
* ACPI: Add top-level ASLKyösti Mälkki2021-01-271-1/+4
* mb/razer: Convert to ASL 2.0 syntaxElyes HAOUAS2021-01-242-19/+19
* mb/razer/blade_stealth_kbl: Remove comments with pad functionsMaxim Polyakov2021-01-071-152/+150
* mb/razer/blade_stealth_kbl: 3/3 Convert field macros to PAD_CFGMaxim Polyakov2021-01-041-152/+164
* soc/intel/skylake: Drop always-zero ProbelessTrace dt settingAngel Pons2020-12-141-1/+0
* soc/intel/skylake: Drop unreferenced PttSwitch dt settingAngel Pons2020-12-141-1/+0
* soc/intel/{skl,cnl}: replace PM ACPI timer dt option by KconfigMichael Niewöhner2020-11-131-1/+0
* mb/*/Kconfig: Annotate closing endif with corresponding conditionPaul Menzel2020-11-121-1/+1
* mb/*,soc/intel: drop the obsolete dt option `speed_shift_enable`Michael Niewöhner2020-10-261-3/+0
* soc/intel,mb/*: get rid of legacy pad macrosMichael Niewöhner2020-10-211-18/+18
* {src/mb,util/autoport}: Use macro for DSDT revisionElyes HAOUAS2020-10-131-3/+3
* mb/{51nb/x210,razer/blade_stealth_kbl}/dsdt.asl: decrease DSDT revision from ...Elyes HAOUAS2020-10-131-1/+1
* soc/intel/common/block/acpi: Factor out common platform.aslSubrata Banik2020-10-051-1/+1
* treewide: rename GENERIC_SPD_BIN to HAVE_SPD_BIN_IN_CBFSMichael Niewöhner2020-09-231-1/+1
* mb/razer/blade_stealth_kbl: 2/3 Exclude fields to match PAD_CFGMaxim Polyakov2020-09-211-122/+122
* mb/razer/blade_stealth_kbl: 1/3 Decode raw register valuesMaxim Polyakov2020-09-211-152/+152
* mb: remove duplicated Make code for spd.bin generationMichael Niewöhner2020-09-061-2/+0
* soc/intel/skylake: Enable CIO depending on devicetree configurationFelix Singer2020-08-081-1/+1
* soc/intel/skylake: Enable SDXC depending on devicetree configurationFelix Singer2020-08-081-1/+1
* soc/intel/skylake: Enable thermal subsystem depending on devicetreeFelix Singer2020-08-071-2/+1
* soc/intel/skylake: Enable HDA depending on devicetree configurationFelix Singer2020-07-291-1/+0
* soc/intel/skylake: Enable eMMC depending on devicetree configurationFelix Singer2020-07-291-1/+0
* soc/intel/skylake: Enable TraceHub depending on devicetree configurationFelix Singer2020-07-291-1/+0
* soc/intel/skylake: Enable SMBus depending on devicetree configurationFelix Singer2020-07-291-1/+0
* soc/intel/skylake: Enable LAN depending on devicetree configurationFelix Singer2020-07-291-1/+0
* soc/intel/skylake: Enable SATA depending on devicetree configurationFelix Singer2020-07-291-1/+0
* skylake boards: Factor out copy-pasted PIRQ routesAngel Pons2020-07-261-9/+0
* mb/razer/blade_stealth_kbl: Remove duplicate ACPI power button devicePaul Menzel2020-06-061-12/+0
* skylake: update processor power limits configurationSumeet R Pawnikar2020-05-181-3/+4
* src: Remove leading blank lines from SPDX headerElyes HAOUAS2020-05-182-6/+0
* src: Remove unused '#include <stddef.h>'Elyes HAOUAS2020-05-131-1/+0
* treewide: Remove "this file is part of" linesPatrick Georgi2020-05-1115-15/+0
* src/: Replace GPL boilerplate with SPDX headersPatrick Georgi2020-05-092-18/+2
* acpi: Move ACPI table support out of arch/x86 (3/5)Furquan Shaikh2020-05-021-1/+1
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-09 11:31:26 +0000