summaryrefslogtreecommitdiffstats
path: root/src/mainboard/supermicro/x10slm-f/romstage.c
Commit message (Expand)AuthorAgeFilesLines
* src: Use 'stdint.h' when appropriateElyes HAOUAS2022-01-011-1/+0
* nb/intel/haswell: Decouple mainboard USB config from MRCAngel Pons2021-03-251-2/+2
* haswell boards: Use zero length for disabled USB portsAngel Pons2021-03-231-4/+4
* nb/intel/haswell: Use unshifted SPD addresses in mainboardsAngel Pons2021-03-231-4/+4
* nb/intel/haswell: Consolidate memory-down SPD handlingAngel Pons2021-03-191-5/+5
* haswell boards: Correct USB config indentationAngel Pons2021-02-121-26/+26
* haswell: Drop `mainboard_fill_pei_data`Angel Pons2021-02-121-8/+2
* haswell: Move some MRC settings to devicetreeAngel Pons2020-07-121-2/+0
* haswell: Add function to retrieve SPD addressesAngel Pons2020-07-121-4/+9
* haswell: Automatically determine system typeAngel Pons2020-07-121-1/+0
* haswell: Introduce ENABLE_DDR_2X_REFRESH Kconfig optionAngel Pons2020-07-121-1/+0
* haswell boards: Drop unused romstage.c includesAngel Pons2020-07-121-4/+0
* haswell: Factor out `max_ddr3_freq`Angel Pons2020-07-121-1/+0
* haswell: Compute disabled channel masks at runtimeAngel Pons2020-07-121-8/+0
* mb/supermicro/x10slm-f: Factor out common MRC settingsAngel Pons2020-07-121-45/+45
* haswell: Relocate `mainboard_romstage_entry` to northbridgeAngel Pons2020-07-121-4/+4
* haswell: Drop `struct romstage_params` typeAngel Pons2020-07-121-5/+1
* haswell: Drop GPIO indirection layersAngel Pons2020-07-091-1/+0
* haswell: Turn RCBA configuration into a functionAngel Pons2020-07-091-13/+11
* sb/intel/lynxpoint: Factor out RCBA Function DisableAngel Pons2020-07-081-2/+0
* treewide: Remove "this file is part of" linesPatrick Georgi2020-05-111-1/+0
* nb/intel/haswell: Deprecate WDB params in pei_dataAngel Pons2020-04-221-2/+0
* mainboard/supermicro: Use SPDX for GPL-2.0-only filesAngel Pons2020-04-041-13/+2
* mainboard/[^a-p]*: Remove copyright noticesPatrick Georgi2020-03-181-3/+0
* soc/intel: Use common romstage codeKyösti Mälkki2019-08-261-1/+1
* cpu/intel: Enter romstage without BISTKyösti Mälkki2019-08-181-2/+1
* mb/supermicro/x10slm-f: Do SIO setup in bootblockTristan Corrick2019-04-251-24/+0
* Remove DEFAULT_PCIEXBAR aliasKyösti Mälkki2019-03-061-1/+1
* device/pnp: Add header files for PNP opsKyösti Mälkki2019-03-041-0/+1
* mainboard: Add Supermicro X10SLM+-FTristan Corrick2018-12-291-0/+122