summaryrefslogtreecommitdiffstats
path: root/src/mainboard/tyan/s8226/romstage.c
Commit message (Expand)AuthorAgeFilesLines
* Remove address from GPLv2 headersPatrick Georgi2015-05-211-1/+1
* mainboard: Drop print_ implementation from non-romcc boardsStefan Reinauer2015-01-061-4/+4
* mainboard/*/romstage.c: Sanitize system header inclusionsEdward O'Callaghan2015-01-061-3/+3
* AGESA: Add amd_initcpuio() and amd_initmmio()Kyösti Mälkki2014-12-201-1/+1
* AGESA: Trace execution with AGESA_EVENTLOG()Kyösti Mälkki2014-12-031-6/+5
* AGESA fam15: Move LPC decode enable for serial portKyösti Mälkki2014-12-031-0/+4
* AGESA: Use common header for agesawrapperKyösti Mälkki2014-12-031-1/+1
* mainboard: Trivial - Make AGESA board include consistentEdward O'Callaghan2014-11-071-1/+1
* AGESA boards: Fix early agesawrapper_amdinitmmio()Kyösti Mälkki2014-10-221-1/+1
* src/mainboard: Remove trailing whitespaceElyes HAOUAS2014-07-241-2/+2
* AGESA: Trace execution with AGESAWRAPPER()Kyösti Mälkki2014-07-141-24/+5
* mainboard: Trivial - drop trailing blank lines at EOFEdward O'Callaghan2014-07-081-1/+0
* southbridge/amd/sb?00/lpc.c: Move i8254/i8259 down in southbridgeEdward O'Callaghan2014-05-131-4/+0
* mainboard/tyan/s8226: Remove redundant sio headerEdward O'Callaghan2014-04-281-1/+0
* superio/winbond/w83627dhg: Convert romstage to generic componentEdward O'Callaghan2014-04-281-2/+3
* AMD: Add common header file for CAR setupKyösti Mälkki2014-04-281-1/+1
* console: Drop extra uart_init()Kyösti Mälkki2014-02-061-1/+0
* Include boot_cpu.c for romstage buildsKyösti Mälkki2013-08-151-1/+1
* copy_and_run: drop boot_complete parameterStefan Reinauer2013-05-081-1/+1
* x86: Unify arch/io.h and arch/romcc_io.hStefan Reinauer2013-03-221-1/+0
* GPLv2 notice: Unify all files to just use one space in »MA 02110-1301«Paul Menzel2013-03-011-1/+1
* remove enable_cache() of 3 mainboardsSiyuan Wang2012-11-021-2/+0
* add tyan s8226: add a new mainboardSiyuan Wang2012-10-041-0/+148
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-04 19:00:43 +0000