| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | northbridge/intel/fsp_*: Remove legacy SoCs | zaolin | 2018-11-19 | 1 | -54/+0 |
| * | nb/intel: add IS_ENABLED() around Kconfig symbol references | Martin Roth | 2017-06-27 | 1 | -1/+1 |
| * | tree: drop last paragraph of GPL copyright header | Patrick Georgi | 2015-10-31 | 1 | -4/+0 |
| * | Revert "Remove sandybridge and ivybridge FSP code path" | Martin Roth | 2015-10-22 | 1 | -0/+58 |
| * | Remove sandybridge and ivybridge FSP code path | Alexandru Gagniuc | 2015-10-03 | 1 | -58/+0 |
| * | Remove address from GPLv2 headers | Patrick Georgi | 2015-05-21 | 1 | -2/+1 |
| * | intel/*/acpi: Increase range length of MCHBAR buffer to 32 kB | Paul Menzel | 2014-02-24 | 1 | -1/+1 |
| * | Add Intel FSP northbridge support Sandybridge and Ivybridge | Marc Jones | 2013-12-04 | 1 | -0/+59 |
 |
index : coreboot.git | |
| Coreboot firmware sources | coreboot |
| summaryrefslogtreecommitdiffstats |