index
:
coreboot.git
24.02_branch
4.1
4.10_branch
4.11_branch
4.12_branch
4.14_branch
4.15_branch
4.16_branch
4.18_branch
4.19_branch
4.2
4.20_branch
4.22_branch
4.3
4.4
4.8_branch
classic-2014.10
coreboot-v1
coreboot-v3
main
master
rampayload
Coreboot firmware sources
coreboot
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
northbridge
/
intel
/
fsp_sandybridge
/
acpi
Commit message (
Expand
)
Author
Age
Files
Lines
*
northbridge/intel ACPI: Remove unused Local method
Martin Roth
2015-12-16
1
-2
/
+2
*
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-10-31
2
-8
/
+0
*
Intel: Move MCRS ResourceTemplate outside of _CRS method
Martin Roth
2015-10-23
1
-93
/
+92
*
Revert "Remove sandybridge and ivybridge FSP code path"
Martin Roth
2015-10-22
2
-0
/
+417
*
Remove sandybridge and ivybridge FSP code path
Alexandru Gagniuc
2015-10-03
3
-495
/
+0
*
igd.asl rewrite
Vladimir Serbinenko
2015-05-28
1
-285
/
+41
*
Remove address from GPLv2 headers
Patrick Georgi
2015-05-21
3
-6
/
+3
*
intel: Correct MMIO related ACPI table settings
Dave Frodin
2015-05-01
1
-3
/
+4
*
acpi: Generate valid ACPI processor objects
Timothy Pearson
2015-02-16
1
-3
/
+3
*
northbridge,ASL: Trivial - drop trailing blank lines at EOF
Edward O'Callaghan
2014-07-17
2
-3
/
+0
*
intel/*/acpi: Increase range length of MCHBAR buffer to 32 kB
Paul Menzel
2014-02-24
1
-1
/
+1
*
Add Intel FSP northbridge support Sandybridge and Ivybridge
Marc Jones
2013-12-04
3
-0
/
+744