index
:
coreboot.git
24.02_branch
4.1
4.10_branch
4.11_branch
4.12_branch
4.14_branch
4.15_branch
4.16_branch
4.18_branch
4.19_branch
4.2
4.20_branch
4.22_branch
4.3
4.4
4.8_branch
classic-2014.10
coreboot-v1
coreboot-v3
main
master
rampayload
Coreboot firmware sources
coreboot
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
northbridge
/
intel
/
gm45
/
raminit_read_write_training.c
Commit message (
Expand
)
Author
Age
Files
Lines
*
device/mmio.h: Add include file for MMIO ops
Kyösti Mälkki
2019-03-04
1
-1
/
+1
*
nb/intel/gm45: Hide some output behind DEBUG_RAM_SETUP
Nico Huber
2017-04-19
1
-8
/
+10
*
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-10-31
1
-4
/
+0
*
Remove address from GPLv2 headers
Patrick Georgi
2015-05-21
1
-1
/
+1
*
x86: Change MMIO addr in readN(addr)/writeN(addr, val) to pointer
Kevin Paul Herbert
2015-02-15
1
-6
/
+6
*
intel/gm45: Add more debug output to read/write training
Nico Huber
2013-05-22
1
-6
/
+22
*
intel/gm45: Handle overflows during DDR3 write training
Nico Huber
2013-05-22
1
-28
/
+63
*
intel/gm45: Refactor DDR3 write training
Nico Huber
2013-05-22
1
-31
/
+54
*
intel/gm45: Handle overflows during DDR3 read training
Nico Huber
2013-05-22
1
-28
/
+60
*
intel/gm45: Refactor DDR3 read training
Nico Huber
2013-05-22
1
-28
/
+46
*
GPLv2 notice: Unify all files to just use one space in »MA 02110-1301«
Paul Menzel
2013-03-01
1
-1
/
+1
*
intel/gm45: new northbridge
Patrick Georgi
2012-11-27
1
-0
/
+539