summaryrefslogtreecommitdiffstats
path: root/src/northbridge/intel/haswell/acpi/hostbridge.asl
Commit message (Expand)AuthorAgeFilesLines
* acpi: Move ECAM resource below PNP0C02 device in a common placeArthur Heymans2023-07-201-1/+0
* Rename ECAM-specific MMCONF KconfigsShelley Chen2021-11-101-3/+3
* nb/intel/haswell: Add HDAU ACPI deviceMatt DeVillier2021-10-131-0/+6
* nb/intel/haswell: Fully handle GDXCBAR and EDRAMBARAngel Pons2021-06-161-0/+2
* nb/intel/haswell/memmap.h: Define MMIO window sizesAngel Pons2021-06-161-3/+5
* nb/intel/haswell: Update some "Misc ICH" commentsAngel Pons2021-06-161-2/+2
* nb/intel/haswell: Clean up haswell.h headerAngel Pons2021-05-021-2/+0
* nb/intel/sandybridge,haswell: Use chromeos_reserve_ram_oops()Kyösti Mälkki2021-02-161-5/+0
* nb/intel/haswell: Use common {DMI,EP,MCH}BAR accessorsAngel Pons2021-02-121-3/+3
* intel: Define `RCBA_LENGTH` in Kconfig and use itAngel Pons2021-02-061-1/+1
* intel: Turn `DEFAULT_RCBA` into a Kconfig symbolAngel Pons2021-02-051-2/+1
* nb/intel/haswell: Define and use MMCONF_BUS_NUMBERAngel Pons2021-01-301-1/+1
* drivers/intel/gma: Include gfx.asl by default for all platforms...Matt DeVillier2020-12-301-0/+3
* nb/intel/haswell/acpi: Do not add PEG devices for LPAngel Pons2020-11-131-0/+2
* nb/intel/haswell/acpi: Move PEG and CTDP includes downwardsAngel Pons2020-11-131-6/+6
* nb/intel/haswell/acpi: Merge `haswell.asl` into `hostbridge.asl`Angel Pons2020-11-131-0/+35
* nb/intel/haswell/acpi/hostbridge.asl: Drop unused registersAngel Pons2020-11-131-61/+0
* nb/intel/haswell: Place CTDP ASL code in a separate scopeAngel Pons2020-11-041-2/+3
* nb/intel/haswell/acpi: Align with BroadwellAngel Pons2020-11-041-226/+10
* nb/intel/haswell: Use ASL 2.0 syntaxAngel Pons2020-08-041-3/+3
* nb/intel/haswell/acpi: Update to ASL 2.0 syntaxAngel Pons2020-07-081-4/+4
* nb/intel/haswell/acpi: Fix host bridge registersAngel Pons2020-07-081-6/+5
* northbridge/intel/haswell: Mask lower 20 bits of TOLUD and TOLM in hostbridge...Furquan Shaikh2020-06-031-2/+6
* northbridge/intel/haswell: Update hostbridge.asl to ASL2.0Furquan Shaikh2020-06-031-41/+40
* treewide: Remove "this file is part of" linesPatrick Georgi2020-05-111-1/+0
* src/northbridge: Use SPDX for GPL-2.0-only filesAngel Pons2020-04-051-14/+2
* acpi: Change Processor ACPI Name (Intel only)Christian Walter2020-03-231-3/+3
* src (minus soc and mainboard): Remove copyright noticesPatrick Georgi2020-03-171-1/+0
* nb/intel/haswell/peg: Add PEG driver stubChris Morgan2020-03-061-1/+2
* acpi: Drop wrong _ADR objects for PCI host bridgesElyes HAOUAS2019-10-241-1/+0
* sb/intel/lynxpoint: Automatically generate the ACPI PCI routing tableTristan Corrick2018-11-011-3/+0
* northbridge/intel/haswell: Add space around operatorsElyes HAOUAS2016-09-201-1/+1
* tree: drop last paragraph of GPL copyright headerPatrick Georgi2015-10-311-4/+0
* Intel: Move MCRS ResourceTemplate outside of _CRS methodMartin Roth2015-10-231-117/+116
* Remove address from GPLv2 headersPatrick Georgi2015-05-211-2/+1
* intel: Correct MMIO related ACPI table settingsDave Frodin2015-05-011-3/+4
* acpi: Generate valid ACPI processor objectsTimothy Pearson2015-02-161-3/+3
* northbridge,ASL: Trivial - drop trailing blank lines at EOFEdward O'Callaghan2014-07-171-2/+0
* haswell: Add ACPI support for Controllable TDPDuncan Laurie2013-12-071-17/+99
* haswell: Add initial support for Haswell platformsAaron Durbin2013-03-141-0/+385
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-23 22:33:05 +0000