index
:
coreboot.git
24.02_branch
4.1
4.10_branch
4.11_branch
4.12_branch
4.14_branch
4.15_branch
4.16_branch
4.18_branch
4.19_branch
4.2
4.20_branch
4.22_branch
4.3
4.4
4.8_branch
classic-2014.10
coreboot-v1
coreboot-v3
main
master
rampayload
Coreboot firmware sources
coreboot
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
northbridge
/
intel
/
ironlake
/
ironlake.h
Commit message (
Expand
)
Author
Age
Files
Lines
*
nb/intel/ironlake: Move out HECI remainders into southbridge
Angel Pons
2022-02-24
1
-2
/
+0
*
Rename ECAM-specific MMCONF Kconfigs
Shelley Chen
2021-11-10
1
-1
/
+1
*
nb/intel: Factor out remaining MCHBAR macros
Angel Pons
2021-04-10
1
-9
/
+0
*
nb/intel/ironlake: Use common {DMI,EP,MCH}BAR accessors
Angel Pons
2021-02-10
1
-11
/
+2
*
nb/intel/ironlake: Avoid pointer arithmetics
Angel Pons
2021-02-07
1
-9
/
+9
*
nb/intel/ironlake: Use MMCONF_BUS_NUMBER everywhere
Angel Pons
2021-01-30
1
-1
/
+1
*
nb/intel/ironlake: Introduce memmap.h
Angel Pons
2020-12-07
1
-9
/
+2
*
nb/intel/ironlake: Drop casts from DEFAULT_{MCHBAR,DMIBAR}
Angel Pons
2020-12-07
1
-14
/
+9
*
nb/intel/ironlake: Put DMIBAR/EPBAR registers into separate files
Angel Pons
2020-10-13
1
-58
/
+2
*
nb/intel/ironlake: Move register headers into a subfolder
Angel Pons
2020-10-10
1
-1
/
+1
*
nb/intel/ironlake: Clean up DMIBAR/EPBAR registers
Angel Pons
2020-10-10
1
-8
/
+15
*
src/northbridge: Drop unneeded empty lines
Elyes HAOUAS
2020-09-21
1
-2
/
+0
*
nb/intel/ironlake: Drop invalid `DEFAULT_RCBABASE` macro
Angel Pons
2020-09-17
1
-1
/
+0
*
nb/intel/ironlake: Add Generic Non-Core register definitions
Angel Pons
2020-08-03
1
-0
/
+4
*
nb/intel/ironlake: Add Generic Non-Core PCI device definition
Angel Pons
2020-08-03
1
-0
/
+5
*
nb/intel/ironlake: Add QPI Physical Layer registers
Angel Pons
2020-08-03
1
-0
/
+10
*
nb/intel/ironlake: Add QPI Physical Layer device definition
Angel Pons
2020-08-03
1
-0
/
+5
*
nb/intel/ironlake: Add QPI Link register definitions
Angel Pons
2020-08-03
1
-0
/
+5
*
nb/intel/ironlake: Add definition for QPI Link PCI device
Angel Pons
2020-08-03
1
-0
/
+5
*
nb/intel/ironlake: Add SAD DRAM register definitions
Angel Pons
2020-08-03
1
-0
/
+3
*
nb/intel/ironlake: Correct PCIEXBAR definition
Angel Pons
2020-08-03
1
-0
/
+2
*
nb/intel/ironlake: Add definition for SAD PCI device
Angel Pons
2020-08-03
1
-1
/
+3
*
nb/intel/ironlake: Put host bridge registers into its own file
Angel Pons
2020-08-03
1
-39
/
+5
*
nb/intel/ironlake/ironlake.h: Clean up
Angel Pons
2020-07-01
1
-75
/
+52
*
nb/intel/ironlake: Remove unused structs
Angel Pons
2020-07-01
1
-32
/
+0
*
treewide: Remove "this file is part of" lines
Patrick Georgi
2020-05-11
1
-1
/
+0
*
src/northbridge: Use SPDX for GPL-2.0-only files
Angel Pons
2020-04-05
1
-13
/
+2
*
src (minus soc and mainboard): Remove copyright notices
Patrick Georgi
2020-03-17
1
-3
/
+0
*
nb/intel/nehalem: Rename to ironlake
Angel Pons
2020-03-15
1
-0
/
+262