summaryrefslogtreecommitdiffstats
path: root/src/northbridge/intel/pineview/northbridge.c
Commit message (Expand)AuthorAgeFilesLines
* device/device.h: Rename pci_domain_scan_busArthur Heymans2023-10-201-1/+1
* nb/intel/pineview: Rework nb resource readingArthur Heymans2023-07-121-43/+20
* src/northbridge: Remove unnecessary space after castsElyes Haouas2022-11-221-2/+2
* treewide: use predicate to check if pci device is on n-th busFabio Aiuto2022-10-061-1/+1
* nb/intel: Use "if (!ptr)" in preference to "if (ptr == NULL)"Elyes Haouas2022-09-141-1/+1
* nb,soc/intel: Handle upper RAM boundaryKyösti Mälkki2022-07-051-7/+1
* nb/intel: Drop local legacy_hole definitionsKyösti Mälkki2022-06-301-3/+2
* device/resource: Add _kb postfix for resource allocatorsKyösti Mälkki2022-06-221-9/+9
* cpu,mb,nb,soc: use HPET_BASE_ADDRESS instead of magic numberFelix Held2022-02-251-1/+2
* nb/intel/pineview: Define and use MMCONF_BUS_NUMBERAngel Pons2021-01-301-8/+2
* nb/intel/pineview/northbridge.c: Fix overlapping resourcesArthur Heymans2021-01-191-1/+1
* nb/intel/pineview/northbridge.c: Improve readabilityArthur Heymans2021-01-191-13/+14
* nb/intel/pineview: Fix clearing memoryArthur Heymans2020-11-091-3/+3
* nb/intel/pineview: Change signature of `decode_pciebar`Angel Pons2020-08-041-1/+1
* nb/intel/pineview: Use `MiB` definitionAngel Pons2020-08-041-3/+3
* nb/intel: Fix 16-bit read/write PCI_COMMAND registerElyes HAOUAS2020-05-261-5/+1
* treewide: Remove "this file is part of" linesPatrick Georgi2020-05-111-1/+0
* acpi: Move ACPI table support out of arch/x86 (3/5)Furquan Shaikh2020-05-021-1/+1
* Replace DEVICE_NOOP with noop_(set|read)_resourcesNico Huber2020-04-101-2/+2
* Drop unnecessary DEVICE_NOOP entriesNico Huber2020-04-101-1/+0
* src/northbridge: Use SPDX for GPL-2.0-only filesAngel Pons2020-04-051-13/+2
* Trim `.acpi_fill_ssdt_generator` and `.acpi_inject_dsdt_generator`Nico Huber2020-04-021-6/+6
* src (minus soc and mainboard): Remove copyright noticesPatrick Georgi2020-03-171-2/+0
* nb/intel/pineview: Clean up code and commentsAngel Pons2020-03-151-23/+24
* northbridge: Remove unused include <device/pci.h>Elyes HAOUAS2020-03-061-1/+0
* northbridge: Add missing include <device/pci_def.h>Elyes HAOUAS2019-12-311-0/+1
* src/northbridge: Remove unused <stdlib.h>Elyes HAOUAS2019-12-191-1/+0
* src: Remove unused '#include <cpu/cpu.h>'Elyes HAOUAS2019-10-281-1/+0
* intel/smm/gen1: Rename header fileKyösti Mälkki2019-08-151-1/+1
* cpu/intel: Replace bsp_init_and_start_aps()Kyösti Mälkki2019-08-151-7/+1
* src: Use 'include <string.h>' when appropriateElyes HAOUAS2019-03-201-1/+0
* arch/io.h: Drop unnecessary includeKyösti Mälkki2019-03-041-1/+0
* device/pci: Fix PCI accessor headersKyösti Mälkki2019-03-011-0/+1
* nb/intel/pineview: Use parallel MP initArthur Heymans2019-01-231-21/+1
* device: Use pcidev_on_root()Kyösti Mälkki2019-01-061-2/+2
* northbridge: Remove useless include <device/pci_ids.h>Elyes HAOUAS2018-12-191-1/+0
* nb/intel/pineview: Use common code for SMM in TSEGArthur Heymans2018-12-031-0/+31
* nb/intel/*: Account for cbmem_top alignmentArthur Heymans2018-10-241-1/+13
* nb/intel/pineview: Don't use PCI operations on the pci_domain deviceArthur Heymans2018-08-011-7/+9
* sb/intel/i82801{g,j}x: Automatically generate ACPI PIRQ tablesArthur Heymans2018-06-291-0/+17
* {mb,nb,soc}: Remove references to pci_bus_default_ops()Nico Huber2018-05-081-1/+0
* nb/intel/pineview: Get rid of device_tElyes HAOUAS2018-04-301-6/+6
* cpu/intel/pineview: Include speedstepArthur Heymans2017-06-281-0/+1
* nb/intel/pineview: Move to early cbmemArthur Heymans2017-04-241-3/+0
* nb/intel/*/northbridge.c: Remove #include <device/hypertransport.h>Arthur Heymans2017-01-061-1/+0
* intel/pineview: Do not use scratchpad register for ACPI S3Kyösti Mälkki2016-07-151-16/+0
* nb/intel/pineview/northbridge.c: Remove legacy_hole_size_k declarationJonathan Neuschäfer2016-07-141-1/+0
* nb/intel/pineview: Native VGA init (CRT)Damien Zammit2016-01-281-73/+48
* nb/intel/pineview: Use macro names for memory base registersDamien Zammit2016-01-201-3/+3
* northbridge/intel/pineview: Add remaining boilerplate code for northbridgeDamien Zammit2015-12-021-0/+230
generated by cgit v1.2.3 (git 2.25.1) at 2024-08-10 03:20:56 +0000