summaryrefslogtreecommitdiffstats
path: root/src/northbridge/intel/sandybridge/northbridge.c
Commit message (Expand)AuthorAgeFilesLines
* nb/intel/sandybridge: Hook up CPU bus and PCI domain ops to devicetreeArthur Heymans2022-11-301-13/+2
* nb/intel/sandybridge: Align TOUUD down to 1 MiB granularityArthur Heymans2022-08-261-1/+1
* nb,soc/intel: Handle upper RAM boundaryKyösti Mälkki2022-07-051-5/+1
* nb/intel: Drop local legacy_hole definitionsKyösti Mälkki2022-06-301-8/+4
* device/resource: Add _kb postfix for resource allocatorsKyösti Mälkki2022-06-221-11/+11
* nb/intel/sandybridge/acpi: Support setting PCI bars above 4GArthur Heymans2022-03-281-4/+31
* src: Make PCI ID define names shorterFelix Singer2022-03-071-1/+1
* nb/intel/sandybridge: Add support for DPRMichał Żygowski2021-11-261-0/+12
* nb/intel: Replace remaining BAR accessorsAngel Pons2021-04-101-6/+1
* nb/intel/sandybridge: Use new fixed BAR accessorsAngel Pons2021-04-101-43/+21
* nb,soc/intel: Switch to CHROMEOS_RAMOOPS_DYNAMICKyösti Mälkki2021-02-161-4/+0
* nb/intel/sandybridge,haswell: Use chromeos_reserve_ram_oops()Kyösti Mälkki2021-02-161-5/+3
* nb/intel/sandybridge: Define and use MMCONF_BUS_NUMBERAngel Pons2021-01-301-43/+1
* nb/intel/sandybridge: Correct late DMI init sequenceAngel Pons2021-01-251-11/+23
* nb/intel/sandybridge: Clean up stepping logicAngel Pons2020-12-121-19/+16
* nb/intel/sandybridge: Clean up DMIBAR/EPBAR registersAngel Pons2020-09-211-6/+6
* nb/intel/sandybridge: Deduplicate PCIEXBAR decodingAngel Pons2020-08-061-1/+1
* nb/intel/sandybridge: Refactor `get_pcie_bar`Angel Pons2020-08-061-16/+17
* src: Use pci_dev_ops_pci where applicableAngel Pons2020-06-061-5/+1
* nb/intel/sandybridge: Do not hardcode resource indicesAngel Pons2020-05-191-5/+6
* nb/intel/sandybridge: add resources during read_resources()Aaron Durbin2020-05-141-56/+48
* device/pci_device: Extract pci_domain_set_resources from SOCRaul E Rangel2020-05-121-2/+2
* treewide: Remove "this file is part of" linesPatrick Georgi2020-05-111-1/+0
* acpi: Move ACPI table support out of arch/x86 (3/5)Furquan Shaikh2020-05-021-1/+1
* Replace DEVICE_NOOP with noop_(set|read)_resourcesNico Huber2020-04-101-2/+2
* Drop unnecessary DEVICE_NOOP entriesNico Huber2020-04-101-1/+0
* Drop explicit NULL initializations from `device_operations`Elyes HAOUAS2020-04-051-4/+0
* Trim `.acpi_fill_ssdt_generator` and `.acpi_inject_dsdt_generator`Nico Huber2020-04-021-7/+7
* nb/intel/sandybridge: Use SPDX headersAngel Pons2020-03-251-13/+2
* nb/intel/sandybridge: Always write to PEGCTLAngel Pons2020-03-201-2/+3
* nb/intel/sandybridge: Tidy up code and commentsAngel Pons2020-03-181-67/+68
* src (minus soc and mainboard): Remove copyright noticesPatrick Georgi2020-03-171-2/+0
* nb/intel/sandybridge: Add Xeon E3-1200 (v1) hostbridge PCI IDJonathan A. Kollasch2020-02-181-1/+1
* nb/intel/sandybridge: use list of northbridge device IDsJonathan A. Kollasch2020-02-181-23/+5
* nb/intel/sandybridge: Add a bunch of MCHBAR definesAngel Pons2020-01-101-7/+7
* src/northbridge: Remove unused <stdlib.h>Elyes HAOUAS2019-12-191-1/+0
* nb/{haswell,i945,sandybridge}: Drop outdated commentElyes HAOUAS2019-12-121-1/+0
* src: Remove unused '#include <cpu/cpu.h>'Elyes HAOUAS2019-10-281-1/+0
* intel/smm/gen1: Rename header fileKyösti Mälkki2019-08-151-1/+1
* cpu/intel: Replace bsp_init_and_start_aps()Kyösti Mälkki2019-08-151-6/+1
* intel/nehalem,sandybridge: Move stage_cache support functionKyösti Mälkki2019-08-071-22/+0
* {northbridge, soc, southbridge}/intel: Make use of pci_dev_set_subsystem()Subrata Banik2019-03-211-13/+1
* src: Use 'include <string.h>' when appropriateElyes HAOUAS2019-03-201-1/+0
* coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)Julius Werner2019-03-081-1/+1
* arch/io.h: Drop unnecessary includeKyösti Mälkki2019-03-041-1/+0
* device/pci: Fix PCI accessor headersKyösti Mälkki2019-03-011-0/+1
* cpu/intel/model_206ax: Use parallel MP initArthur Heymans2019-01-221-1/+1
* device: Use pcidev_on_root()Kyösti Mälkki2019-01-061-14/+14
* src: Remove unneeded include <cbmem.h>Elyes HAOUAS2018-11-161-1/+0
* northbridge: Use 'unsigned int' to bare use of 'unsigned'Elyes HAOUAS2018-09-251-1/+2