summaryrefslogtreecommitdiffstats
path: root/src/northbridge/intel
Commit message (Expand)AuthorAgeFilesLines
* nb/intel/{sandybridge,haswell}: Generate IOAPIC DMAR entries from hw4.19_branchBill XIE2023-02-082-4/+8
* nb/intel/haswell: Specify supported memory typeElyes Haouas2023-01-051-0/+5
* spd.h: Move enum ddr3_module_type to ddr3.hElyes Haouas2023-01-042-3/+3
* nb/intel/*/Kconfig: Remove dummy NORTHBRIDGE_SPECIFIC_OPTIONSElyes Haouas2023-01-046-32/+10
* nb/intel/ironlake: Specify supported memory typeElyes Haouas2023-01-041-0/+5
* nb/intel/e7505: Specify supported memory typeElyes Haouas2023-01-021-0/+5
* nb/intel/i440bx: Specify supported memory typeElyes Haouas2023-01-021-0/+5
* nb/intel/ironlake/acpi: Replace Index(a, b) with ASL 2.0 syntaxElyes Haouas2022-12-261-1/+1
* nb/intel/sandybridge/acpi: Replace Index(a, b) with ASL 2.0 syntaxElyes Haouas2022-12-261-1/+1
* nb/intel/haswell/acpi: Replace Index(a, b) with ASL 2.0 syntaxElyes Haouas2022-12-261-1/+1
* nb/intel/sandybridge/raminit_common.h: Add needed <device/dram/ddr3.h>Elyes Haouas2022-12-221-0/+1
* nb/intel/haswell: Add native raminit scaffoldingAngel Pons2022-12-164-6/+320
* sb/intel/lynxpoint: Add native PCH initAngel Pons2022-12-161-2/+1
* sb/intel/lynxpoint: Add native thermal initAngel Pons2022-12-161-0/+1
* sb/intel/lynxpoint: Add native USB initAngel Pons2022-12-161-0/+3
* haswell/lynxpoint: Add native early ME initAngel Pons2022-12-161-1/+16
* haswell/lynxpoint: Add native DMI initAngel Pons2022-12-167-0/+407
* nb/intel/sandybridge/sandybridge.h: Remove unnecessary guardElyes Haouas2022-12-151-5/+2
* nb/intel/haswell: Introduce option to not use MRC.binAngel Pons2022-12-124-1/+37
* treewide: Include <device/mmio.h> instead of <arch/mmio.h>Elyes Haouas2022-12-101-1/+1
* nb/intel/pineview: Use read32p()Elyes Haouas2022-12-061-2/+2
* nb/intel/haswell: Use {read,write}32p()Elyes Haouas2022-12-062-5/+5
* nb/intel/x4x: Use read32p()Elyes Haouas2022-12-061-1/+1
* nb/intel/e7505: Use read32p()Elyes Haouas2022-12-061-1/+1
* nb/intel/sandybridge: Use read{8,32}p()Elyes Haouas2022-12-061-2/+2
* nb/intel/sandybridge: Use write32p()Elyes Haouas2022-12-062-9/+9
* cpu/intel/speedstep: Have nb and sb code provide c5/c6/slfmArthur Heymans2022-12-054-0/+21
* nb/intel/i945: Use boolean for gpu_lvds_use_spread_spectrum_clockElyes Haouas2022-12-021-1/+2
* nb/intel/pineview: Remove unused 'gpu_lvds_use_spread_spectrum_clock'Elyes Haouas2022-12-021-1/+0
* nb/intel/x4x: Hook up PCI domain and CPU bus ops to devicetreeArthur Heymans2022-12-011-12/+2
* nb/intel/i945: Hook up PCI domain and CPU bus ops to devicetreeArthur Heymans2022-12-011-12/+2
* nb/intel/gm45: Hook up PCI domain and CPU bus ops to devicetreeArthur Heymans2022-12-011-13/+2
* cpu/intel/model_206ax: Remove fake lapic deviceArthur Heymans2022-12-012-12/+6
* cpu/intel/sandybridge: Use enum for ACPI C statesArthur Heymans2022-12-011-3/+3
* nb/intel/sandybridge: Hook up CPU bus and PCI domain ops to devicetreeArthur Heymans2022-11-302-13/+4
* nb/intel/sandybridge: Add a chipset devicetreeArthur Heymans2022-11-302-0/+21
* nb/intel/e7505: Hook up PCI domain and CPU ops to devicetreeKyösti Mälkki2022-11-301-13/+2
* aopen/dxplplusu: Support SMM_ASEG and SMM_TSEGKyösti Mälkki2022-11-285-18/+98
* cpu/intel/haswell: Move chip_ops to cpu clusterArthur Heymans2022-11-251-1/+1
* src/northbridge: Remove unnecessary space after castsElyes Haouas2022-11-2211-46/+46
* cbmem_top_chipset: Change the return value to uintptr_tElyes Haouas2022-11-189-23/+22
* intel/haswell,lynxpoint: Fix out() parameter orderKyösti Mälkki2022-11-171-1/+1
* nb/intel/ironlake,sandybridge/gma: Fix out() parameter orderKyösti Mälkki2022-11-172-6/+6
* sb/intel/i82801dx: Improve LPC device early initKyösti Mälkki2022-11-171-3/+2
* nb/intel/ironlake: Hook up PCI domain and CPU ops to devicetreeArthur Heymans2022-11-141-13/+2
* nb/intel/ironlake: Work around unused variable warningArthur Heymans2022-11-121-0/+2
* Revert "mb/aopen/dxplplusu: Remove board"Kyösti Mälkki2022-11-098-0/+1998
* nb/intel/haswell: Hook up PCI domain and CPU cluster ops to devicetreeArthur Heymans2022-11-091-13/+2
* mb/aopen/dxplplusu: Remove boardArthur Heymans2022-11-078-2006/+0
* nb/intel/pineview: Specify supported memory typesElyes Haouas2022-11-041-0/+5
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-23 19:53:16 +0000