summaryrefslogtreecommitdiffstats
path: root/src/northbridge
Commit message (Expand)AuthorAgeFilesLines
* nb/intel/i440bx: Use PARALLEL_MPArthur Heymans2022-06-022-6/+15
* arch/x86/car.ld: Remove AGESA linker warning workaroundArthur Heymans2022-05-284-16/+0
* vendorcode/amd/agesa/fam16kb: Fix improper use of .dataArthur Heymans2022-05-281-0/+3
* vendorcode/amd/agesa/f14: Fix improper use of .dataArthur Heymans2022-05-281-0/+3
* vendorcode/amd/agesa/f15tn: Fix all improper use of .dataArthur Heymans2022-05-281-0/+3
* nb/intel/i945,gm45: Use incrementing index with fixed resourceKyösti Mälkki2022-05-242-14/+16
* arch/x86/car.ld: Add a Kconfig param to flag AGESA brokennessArthur Heymans2022-05-191-0/+7
* drivers/amd/agesa: Use prepare_and_run_postcarArthur Heymans2022-05-161-1/+0
* northbridge/intel/i945: Convert to ASL 2.0Elyes HAOUAS2022-05-161-3/+3
* src: Remove unused <cf9_reset.h>Elyes Haouas2022-05-161-1/+0
* nb/intel/snb/raminit_mrc.c: Remove set but unused variableArthur Heymans2022-05-131-2/+1
* nb/intel/gm45: Enable 64bit supportArthur Heymans2022-05-135-13/+14
* nb/intel/gm45/iommu.c: Fix clearing GTTArthur Heymans2022-05-132-19/+9
* nb/intel/gm45/dsdt: Fix number of PCI bussesArthur Heymans2022-05-131-2/+8
* nb/intel/gm45: Allow for PCI BARs above 4GArthur Heymans2022-05-132-7/+54
* nb/intel/pineview: Use cbfs mcacheArthur Heymans2022-04-271-1/+0
* nb/amd/{agesa,pi}: Clean up some math expressionsElyes Haouas2022-04-244-13/+13
* nb/amd/*/*/northbridge.c: Change the comment 'hole from 0xa0000..' to reflect...Elyes Haouas2022-04-244-4/+4
* {drivers,northbridge,security}: Remove unused <cpu/x86/lapic.h>Elyes HAOUAS2022-04-241-1/+0
* northbridge/intel: Remove unused <acpi/acpi.h>Elyes HAOUAS2022-04-242-2/+0
* nb/intel/i945/memmap.c: Fix TOLUD bit field maskPetr Cvek2022-04-221-1/+1
* nb/intel/snb: Reduce scope of functionsArthur Heymans2022-04-202-7/+5
* nb/intel/sandybridge: Restore `mainboard_early_init()` callAngel Pons2022-04-101-0/+6
* mb/google,samsung: Drop init_bootmode_straps()Kyösti Mälkki2022-04-091-6/+0
* nb/intel/sandybridge/acpi: Support setting PCI bars above 4GArthur Heymans2022-03-282-4/+50
* amd/fam*/northbridge.c: Remove unused reset_memhole variableArthur Heymans2022-03-253-12/+3
* amd/fam*/northbridge.c: Fix unused hest variableArthur Heymans2022-03-253-9/+9
* nb/intel/gm45/pm.c: Make clang happyArthur Heymans2022-03-251-1/+1
* timestamps: Rename timestamps to make names more consistentJakub Czapiga2022-03-0810-20/+20
* src: Make PCI ID define names shorterFelix Singer2022-03-0721-33/+33
* cpu,mb,nb,soc: use HPET_BASE_ADDRESS instead of magic numberFelix Held2022-02-252-2/+4
* arch/x86: consolidate HPET base address definitionsFelix Held2022-02-252-2/+4
* nb/intel/ironlake: Clean up `jedec_read()` functionAngel Pons2022-02-241-9/+4
* nb/intel/ironlake: Fix some quickpath init magicAngel Pons2022-02-242-7/+22
* nb/intel/ironlake: Move out HECI remainders into southbridgeAngel Pons2022-02-242-6/+0
* nb/amd/pi/00730F01/northbridge.c: Use 'pci_{and,or}_config'Elyes Haouas2022-02-181-10/+4
* Use the fallthrough statement in switch loopsArthur Heymans2022-02-161-1/+1
* nb/intel/ironlake/raminit_heci.c: Move to southbridge scopeAngel Pons2022-02-153-226/+0
* nb/intel/ironlake: Decouple `setup_heci_uma()` from northbridgeAngel Pons2022-02-153-14/+12
* nb/intel/ironlake/raminit_heci.c: Turn into compilation unitAngel Pons2022-02-154-4/+4
* nb/intel/ironlake: Split out HECI code out of raminitAngel Pons2022-02-152-219/+232
* treewide: Remove "ERROR: "/"WARN: " prefixes from log messagesJulius Werner2022-02-074-6/+5
* nb/amd/pi/00730F01/iommu: call pci_dev_set_resources directlyFelix Held2022-02-051-6/+1
* nb,soc/amd/*/iommu: fix comment about IOMMU MMIO resourceFelix Held2022-02-052-2/+2
* cpu,nb/intel: Drop remains of LAPIC_MONOTONIC_TIMERKyösti Mälkki2022-02-056-18/+0
* nb/intel/haswell: Report SMBIOS memory speed in MT/sAngel Pons2022-02-041-2/+2
* nb/intel/gm45/raminit.c: Fix indent for 'if' statementElyes HAOUAS2022-01-311-2/+2
* nb/intel/sandybridge/raminit_mrc.c: Use <device/dram/ddr3.h> macrosElyes HAOUAS2022-01-271-12/+13
* nb/intel/sandybridge/raminit_mrc.c: Use DDR3_SPD_SODIMM macroElyes HAOUAS2022-01-271-2/+3
* nb/intel/sandybridge/raminit_mrc.c: Use <smbios.h> macrosElyes HAOUAS2022-01-271-4/+5