summaryrefslogtreecommitdiffstats
path: root/src/northbridge
Commit message (Expand)AuthorAgeFilesLines
* nb/intel/common: Write MRC cache at exit of BS_DEV_INITNico Huber2017-09-051-1/+6
* nb/intel/pineview: Enable dram remappingArthur Heymans2017-09-021-1/+1
* nb/intel/i440bx/debug.c: Bugfix and cleanupKeith Hui2017-09-011-5/+2
* intel/i440bx: Move LATE_CBMEM_INIT under mainboardKyösti Mälkki2017-09-011-1/+0
* AGESA: Remove separate f15rlKyösti Mälkki2017-08-319-1427/+1
* AGESA: Remove Kconfig AMD_AGESA_FAMILY10Kyösti Mälkki2017-08-284-1196/+0
* AGESA f15: Remove f10 referencesKyösti Mälkki2017-08-282-0/+0
* nb/intel/pineview: Fix typo in DRAM timing computationArthur Heymans2017-08-271-1/+1
* AGESA: Sync f15tn and f15rl northbridge codeKyösti Mälkki2017-08-241-18/+18
* AMD K8 fam10-15: Tidy up CAR disableKyösti Mälkki2017-08-223-2/+3
* nb/intel/x4x: Fix booting with FSB800 DDR667 combinationArthur Heymans2017-08-201-1/+1
* nb/intel/x4x/raminit: Rework receive enable calibrationArthur Heymans2017-08-204-282/+378
* nb/intel/i440bx: Compile debug.c only if CONFIG_DEBUG_RAM_SETUPKeith Hui2017-08-181-1/+1
* AGESA: Cleanup ACPI S3 supportKyösti Mälkki2017-08-163-14/+0
* AGESA f14: Sacrifice ACPI S3 support for EARLY_CBMEM_INITKyösti Mälkki2017-08-168-7/+1
* nb/intel/sandybridge/gma: Fix S3 resumePatrick Rudolph2017-08-141-2/+4
* nb/intel/x4x/gma.c: Probe VGA EDID on DVI-I portsArthur Heymans2017-08-111-1/+14
* drivers/intel/gma/opregion: migrate from nb/commonMatt DeVillier2017-08-1112-166/+8
* nb/intel/sandybridge/raminit: Add Kconfig option for fusesPatrick Rudolph2017-08-102-0/+15
* nb/amd_fam10/mct_ddr3: Use common function to compute crc16 checksumArthur Heymans2017-08-101-23/+6
* nb/intel/*/gma.c: Use macros for GMBUS numbersArthur Heymans2017-08-076-14/+15
* sb/intel/*: Use common SMBus functionsArthur Heymans2017-08-061-1/+1
* binaryPI: Introduce BINARYPI_LEGACY_WRAPPER and its counterpartKyösti Mälkki2017-08-027-4/+45
* binaryPI: Add dispatcher for PI blobKyösti Mälkki2017-08-021-2/+42
* AGESA f15tn f16kb: Implement common FCH calloutKyösti Mälkki2017-08-022-0/+37
* binaryPI: Enable RELOCATABLE_RAMSTAGEKyösti Mälkki2017-08-021-0/+1
* binaryPI: Enable EARLY_CBMEM_INITKyösti Mälkki2017-08-021-1/+1
* AGESA: Conditionally enable RELOCATABLE_RAMSTAGEKyösti Mälkki2017-08-021-0/+1
* AGESA: Implement EARLY_CBMEM_INITKyösti Mälkki2017-08-028-1/+8
* AGESA: Split dispatcher to stagesKyösti Mälkki2017-08-021-6/+24
* AGESA: Move romstage-ramstage splitlineKyösti Mälkki2017-08-022-7/+16
* AGESA binaryPI: Unify agesawrapper headerKyösti Mälkki2017-08-026-57/+26
* AGESA: Introduce AGESA_LEGACY_WRAPPER and its counterpartKyösti Mälkki2017-08-0225-24/+920
* AGESA: Move agesawrapper_laterunaptask()Kyösti Mälkki2017-08-025-57/+17
* AGESA: Refactor eventlog read loopKyösti Mälkki2017-08-025-49/+54
* AGESA: Use common handler for ACPI tablesKyösti Mälkki2017-08-027-99/+88
* src/northbridge: Add guards on all header filesMartin Roth2017-08-014-0/+20
* intel/sandybridge: Clean VGA BIOS ids up a littleNico Huber2017-07-301-10/+12
* intel/sandybridge: Gather MMCONF_BASE_ADDRESS defaultsNico Huber2017-07-301-4/+8
* binaryPI: Drop remains of ACPI S3 on FCHKyösti Mälkki2017-07-293-9/+0
* nb/intel/i440bx: Add final newline to raminit.cMartin Roth2017-07-241-1/+1
* northbridge/intel/i440bx: Merge RAM init routinesKeith Hui2017-07-232-0/+11
* northbridge/intel/i440bx: Move NB macro to i440bx.hKeith Hui2017-07-222-6/+6
* nb/intel/x4x: Rework programming DQ and DQS DLL timingsArthur Heymans2017-07-211-82/+51
* nb/intel/pineview/raminit: Refactor timings selectionArthur Heymans2017-07-211-57/+22
* sb/intel/i82801jx: Add correct PCI ids and change namesArthur Heymans2017-07-213-1/+10
* binaryPI: Switch to agesa/def_callouts.cKyösti Mälkki2017-07-175-194/+11
* binaryPI: Switch to agesa/heapmanager.cKyösti Mälkki2017-07-173-25/+13
* Rename __attribute__((packed)) --> __packedStefan Reinauer2017-07-1313-29/+48
* AGESA binaryPI: Unify agesawrapper headerKyösti Mälkki2017-07-131-0/+3
generated by cgit v1.2.3 (git 2.25.1) at 2024-08-19 16:50:06 +0000