summaryrefslogtreecommitdiffstats
path: root/src/northbridge
Commit message (Expand)AuthorAgeFilesLines
* amd/common/acpi: move thermal zone to common locationMichał Żygowski2020-03-256-98/+5
* drivers/intel/gma/acpi: Add Kconfigs for backlight registersNico Huber2020-03-259-5/+20
* acpi: correct the processor devices scopeMichał Żygowski2020-03-256-0/+98
* nb/intel/sandybridge: Factor out timing tablesAngel Pons2020-03-254-165/+172
* nb/intel/sandybridge: Use SPDX headersAngel Pons2020-03-2530-413/+59
* nb/amd/pi/00730F01/state_machine.c: unhardcode IOAPIC2 addressMichał Żygowski2020-03-231-1/+2
* nb/amd/pi/00730F01: initialize GNB IOAPICMichał Żygowski2020-03-232-0/+10
* nb/intel/sandybridge: Use cached CPUIDAngel Pons2020-03-234-9/+6
* nb/intel/sandybridge: Void MRC cache if CPUID differsAngel Pons2020-03-231-8/+19
* nb/intel/sandybridge: Store CPUID in ctrl structAngel Pons2020-03-232-10/+9
* nb/intel/sandybridge: Add warning to saved structsAngel Pons2020-03-232-2/+8
* nb/intel/sandybridge: Remove unnecessary declarationAngel Pons2020-03-231-2/+0
* nb/intel/sandybridge: Do not define tables in a headerAngel Pons2020-03-234-18/+20
* nb/intel/sandybridge: Reflow raminit tablesAngel Pons2020-03-231-507/+508
* acpi: Change Processor ACPI Name (Intel only)Christian Walter2020-03-233-9/+9
* nb/amd/{agesa,pi}/acpi: include thermal zoneMichał Żygowski2020-03-234-0/+20
* nb/amd/agesa/family14: Improve HTC threshold handlingMichał Żygowski2020-03-231-3/+11
* nb/intel/sandybridge: Remove oddball `- 1` in tRFCAngel Pons2020-03-231-1/+1
* src: capitalize 'APIC'Elyes HAOUAS2020-03-235-5/+5
* nb/intel/sandybridge: Drop spurious register writeAngel Pons2020-03-221-7/+0
* nb/intel/sandybridge: Deduplicate report_memory_configAngel Pons2020-03-205-97/+70
* nb/intel/sandybridge: Always write to PEGCTLAngel Pons2020-03-201-2/+3
* nb/intel/sandybridge: Use loops on DMI register groupsAngel Pons2020-03-191-137/+142
* nb/intel/sandybridge: Tidy up code and commentsAngel Pons2020-03-1822-1996/+2027
* src (minus soc and mainboard): Remove copyright noticesPatrick Georgi2020-03-17206-282/+0
* nb/intel/i945/raminit: Simplify if conditionPaul Menzel2020-03-161-2/+2
* nb/intel/pineview: Clean up code and commentsAngel Pons2020-03-1511-1155/+1813
* treewide: Replace uses of "Nehalem"Angel Pons2020-03-151-3/+3
* nb/intel/nehalem: Rename to ironlakeAngel Pons2020-03-1519-42/+42
* nb/intel/i945/raminit: Use boolean type for helper variablesPaul Menzel2020-03-151-1/+1
* nb/intel/i945/raminit: Remove space for correct alignmentPaul Menzel2020-03-151-1/+1
* nb/intel/haswell: Tidy up code and commentsAngel Pons2020-03-1513-408/+430
* intel/i945: Call fixup_i945_errata() only for mobile versionElyes HAOUAS2020-03-113-3/+4
* src/nb: Use 'print("%s...", __func__)'Elyes HAOUAS2020-03-075-17/+15
* northbridge: Remove unused include <device/pci.h>Elyes HAOUAS2020-03-0613-13/+0
* nb/intel/haswell/peg: Add PEG driver stubChris Morgan2020-03-065-1/+152
* nb/intel/nehalem: Use cache.h functionsArthur Heymans2020-03-041-13/+8
* nb/amd/agesa/family14/acpi: Fix commentElyes HAOUAS2020-03-041-1/+1
* nb/intel/sandybridge: Fix VBOOTPatrick Rudolph2020-03-021-1/+25
* treewide: Capitalize 'CMOS'Elyes HAOUAS2020-02-244-6/+6
* src: capitalize 'RAM'Elyes HAOUAS2020-02-246-11/+11
* nb/intel/snb: Add PCI routing table for PEG root portsJames Ye2020-02-211-0/+20
* nb/intel/sandybridge: Add Xeon E3-1200 (v1) hostbridge PCI IDJonathan A. Kollasch2020-02-181-1/+1
* nb/intel/sandybridge: use list of northbridge device IDsJonathan A. Kollasch2020-02-181-23/+5
* nb/amd/pi/00730F01: enable ACS and AER for PCIe portsMichał Żygowski2020-02-171-0/+31
* nb/intel/gm45: Fix typo in console messageElyes HAOUAS2020-02-171-1/+1
* nb/intel/nehalem: Remove unused MRC_CACHE_SIZEElyes HAOUAS2020-02-171-4/+0
* nb/intel/sandybridge/acpi: Fix MMCONF size computationPatrick Rudolph2020-02-121-1/+1
* nb/intel/sandybridge/acpi: Update PEG codePatrick Rudolph2020-02-121-8/+4
* nb/intel/haswell: Fix type definition of dev in PCI_FUNC(dev)Chris Morgan2020-02-061-3/+3