summaryrefslogtreecommitdiffstats
path: root/src/northbridge
Commit message (Expand)AuthorAgeFilesLines
* nb/intel/sandybridge/raminit: Add ECC supportPatrick Rudolph2020-04-145-10/+85
* nb/intel/sandybridge/raminit: Add ECC detection supportPatrick Rudolph2020-04-143-10/+53
* nb/intel/i945: Add vboot supportArthur Heymans2020-04-141-0/+4
* nb/i945: Improve code formattingElyes HAOUAS2020-04-117-168/+185
* Replace DEVICE_NOOP with noop_(set|read)_resourcesNico Huber2020-04-1015-30/+30
* Drop unnecessary DEVICE_NOOP entriesNico Huber2020-04-1015-21/+0
* nb/intel/i945: Use 'const' to set pci_devfn_t staticallyElyes HAOUAS2020-04-091-3/+3
* nb/amd/pi/00730F01/northbridge.c: refactor IVRS generationMichał Żygowski2020-04-071-151/+239
* src/northbridge: Use SPDX for GPL-2.0-only filesAngel Pons2020-04-05144-1896/+288
* Drop explicit NULL initializations from `device_operations`Elyes HAOUAS2020-04-0522-61/+0
* nb/intel/pineview: drop intel_gma_get_controller_info()Matt DeVillier2020-04-021-11/+0
* nb/intel/gm45: Simplify GMA SSDT generatorMatt DeVillier2020-04-021-27/+13
* nb/intel/i945: Simplify GMA SSDT generatorMatt DeVillier2020-04-021-18/+4
* nb/intel/x4x: Simplify GMA SSDT generatorMatt DeVillier2020-04-021-24/+12
* nb/intel/ironlake: Simplify GMA SSDT generatorMatt DeVillier2020-04-021-25/+11
* nb/intel/sandybridge: Simplify GMA SSDT generatorMatt DeVillier2020-04-021-17/+4
* nb/intel/haswell: Simplify GMA SSDT generatorMatt DeVillier2020-04-021-25/+12
* Trim `.acpi_fill_ssdt_generator` and `.acpi_inject_dsdt_generator`Nico Huber2020-04-0220-64/+64
* drivers/intel/gma: fold gma.asl into default_brightness_levels.aslMatt DeVillier2020-03-315-15/+0
* nb/intel/i945: Make some cosmetic changesElyes HAOUAS2020-03-301-23/+29
* nb/intel/haswell: Implement proper backlight PWM configNico Huber2020-03-292-10/+39
* nb/intel/sandybridge: Use macros for JEDEC commandsAngel Pons2020-03-262-72/+82
* nb/intel/sandybridge: Fix IOSAV register descriptionAngel Pons2020-03-261-4/+4
* nb/intel/sandybridge: Correct TC_DTP handlingAngel Pons2020-03-261-2/+16
* nb/intel/sandybridge: Add and use TC_DTP definitionAngel Pons2020-03-262-2/+10
* nb/intel/sandybridge: Use IOSAV_BYTE_SERROR_C_ch macroAngel Pons2020-03-261-3/+3
* nb/intel/sandybridge: Update commentAngel Pons2020-03-261-1/+4
* nb/intel/sandybridge: Rename raminit_ivy.cAngel Pons2020-03-262-1/+1
* nb/intel/sandybridge: Drop dead codeAngel Pons2020-03-263-473/+0
* nb/intel/sandybridge: Unify the code pathsAngel Pons2020-03-263-15/+19
* nb/intel/sandybridge: Add print for PLL_REF100_CFGAngel Pons2020-03-261-1/+3
* nb/intel/sandybridge: Rewrite get_FRQAngel Pons2020-03-261-14/+16
* nb/intel/sandybridge: Cache FRQ indexAngel Pons2020-03-252-18/+18
* nb/intel/sandybridge: Rewrite table accessorsAngel Pons2020-03-251-45/+48
* amd/common/acpi: move thermal zone to common locationMichał Żygowski2020-03-256-98/+5
* drivers/intel/gma/acpi: Add Kconfigs for backlight registersNico Huber2020-03-259-5/+20
* acpi: correct the processor devices scopeMichał Żygowski2020-03-256-0/+98
* nb/intel/sandybridge: Factor out timing tablesAngel Pons2020-03-254-165/+172
* nb/intel/sandybridge: Use SPDX headersAngel Pons2020-03-2530-413/+59
* nb/amd/pi/00730F01/state_machine.c: unhardcode IOAPIC2 addressMichał Żygowski2020-03-231-1/+2
* nb/amd/pi/00730F01: initialize GNB IOAPICMichał Żygowski2020-03-232-0/+10
* nb/intel/sandybridge: Use cached CPUIDAngel Pons2020-03-234-9/+6
* nb/intel/sandybridge: Void MRC cache if CPUID differsAngel Pons2020-03-231-8/+19
* nb/intel/sandybridge: Store CPUID in ctrl structAngel Pons2020-03-232-10/+9
* nb/intel/sandybridge: Add warning to saved structsAngel Pons2020-03-232-2/+8
* nb/intel/sandybridge: Remove unnecessary declarationAngel Pons2020-03-231-2/+0
* nb/intel/sandybridge: Do not define tables in a headerAngel Pons2020-03-234-18/+20
* nb/intel/sandybridge: Reflow raminit tablesAngel Pons2020-03-231-507/+508
* acpi: Change Processor ACPI Name (Intel only)Christian Walter2020-03-233-9/+9
* nb/amd/{agesa,pi}/acpi: include thermal zoneMichał Żygowski2020-03-234-0/+20