index
:
coreboot.git
24.02_branch
4.1
4.10_branch
4.11_branch
4.12_branch
4.14_branch
4.15_branch
4.16_branch
4.18_branch
4.19_branch
4.2
4.20_branch
4.22_branch
4.3
4.4
4.8_branch
classic-2014.10
coreboot-v1
coreboot-v3
main
master
rampayload
Coreboot firmware sources
coreboot
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
northbridge
Commit message (
Expand
)
Author
Age
Files
Lines
*
vx900: Move to EARLY_CBMEM_INIT
Lubomir Rintel
2018-05-16
6
-91
/
+139
*
nb/intel/fsp_sandybridge: Get rid of device_t
Elyes HAOUAS
2018-05-14
3
-12
/
+14
*
nb/intel/i945/raminit.c: Remove not necessary braces {}
Elyes HAOUAS
2018-05-14
1
-4
/
+2
*
nb/intel/x4x/raminit: DDR3 specific ODT
Arthur Heymans
2018-05-14
1
-5
/
+37
*
nb/intel/x4x: Add DDR3 rcomp
Arthur Heymans
2018-05-14
1
-31
/
+94
*
nb/intel/x4x/raminit: Support programming initials DD3 DLL setting
Arthur Heymans
2018-05-14
1
-56
/
+168
*
nb/intel/x4x/raminit: Support programming DDR3 timings
Arthur Heymans
2018-05-14
1
-37
/
+76
*
nb/intel/x4x/raminit: Make programming launch ddr3 specific
Arthur Heymans
2018-05-14
2
-9
/
+79
*
nb/intel/x4x/raminit: Make programming crossclock support DDR3
Arthur Heymans
2018-05-14
1
-6
/
+16
*
nb/intel/x4x: Rename a things that are not specific to DDR2
Arthur Heymans
2018-05-14
4
-40
/
+30
*
nb/x4x/raminit: Decode ddr3 dimms
Arthur Heymans
2018-05-14
2
-27
/
+208
*
nb/intel/x4x/raminit: Fix programming dual channel registers
Arthur Heymans
2018-05-14
1
-27
/
+59
*
agesa/family16kb/northbridge: report acpi namespace
Kevin Cody-Little
2018-05-14
1
-0
/
+9
*
nb/intel/i945/bootblock.c: Correct comment
Elyes HAOUAS
2018-05-11
1
-2
/
+2
*
nb/intel/i440bx: Get rid of device_t
Elyes HAOUAS
2018-05-11
1
-1
/
+1
*
{device,drivers,lib,mb,nb}: Use only one space after 'if'
Elyes HAOUAS
2018-05-09
2
-2
/
+2
*
{mb,nb,soc}: Remove references to pci_bus_default_ops()
Nico Huber
2018-05-08
23
-23
/
+0
*
amd/mct/ddr3: Correctly configure CsMux67
Patrick Georgi
2018-05-04
1
-1
/
+1
*
nb/intel/x4x: Change memory layout to improve MTRR
Arthur Heymans
2018-05-01
2
-3
/
+16
*
nb/intel/x4x: Fix programming CxDRB
Arthur Heymans
2018-05-01
1
-36
/
+9
*
nb/intel/x4x: Implement both read and write training
Arthur Heymans
2018-05-01
4
-7
/
+522
*
Fix freeze during chipset lockdown on Nehalem
Matthias Gazzari
2018-05-01
1
-12
/
+0
*
nb/intel/fsp_rangeley: Get rid of device_t
Elyes HAOUAS
2018-04-30
3
-12
/
+12
*
nb/intel/i440: Get rid of device_t
Elyes HAOUAS
2018-04-30
2
-4
/
+4
*
nb/intel/pineview: Get rid of device_t
Elyes HAOUAS
2018-04-30
2
-9
/
+9
*
nb/intel/sandybridge: Get rid of device_t
Elyes HAOUAS
2018-04-30
3
-13
/
+13
*
nb/intel/nehalem: Get rid of device_t
Elyes HAOUAS
2018-04-30
2
-10
/
+10
*
nb/x4x: Get rid of device_t
Elyes HAOUAS
2018-04-30
4
-11
/
+12
*
nb/intel/i945: Get rid of device_t
Elyes HAOUAS
2018-04-30
3
-11
/
+11
*
nb/intel/gm45: Get rid of device_t
Elyes HAOUAS
2018-04-30
4
-12
/
+12
*
nb/intel/x4x: Fix computing page_size
Arthur Heymans
2018-04-28
1
-2
/
+3
*
nb/intel/i945/gma: Skip native VGA init for ACPI S3 resume
Paul Menzel
2018-04-28
1
-1
/
+5
*
nb/intel/i945/gma: Factor out code to new `gma_ngi()`
Paul Menzel
2018-04-28
1
-42
/
+43
*
vx900: Drop some unused defines
Lubomir Rintel
2018-04-25
1
-6
/
+0
*
compiler.h: add __weak macro
Aaron Durbin
2018-04-24
1
-1
/
+2
*
pci: Move inline PCI functions to pci_ops.h
Patrick Rudolph
2018-04-20
5
-0
/
+5
*
nb/intel/x4x/rcven.c: Change the verbosity of some messages
Arthur Heymans
2018-04-17
1
-8
/
+10
*
nb/intel/x4x: Add a convenient macro to loop over bytelanes
Arthur Heymans
2018-04-17
4
-67
/
+69
*
nb/intel/x4x: Clarify the raminit memory mapping
Arthur Heymans
2018-04-17
3
-30
/
+109
*
nb/intel/x4x: Refactor setting default dll settings
Arthur Heymans
2018-04-17
4
-94
/
+390
*
nb/intel/x4x: Use SPI flash to cache raminit results
Arthur Heymans
2018-04-17
6
-94
/
+158
*
nb/intel/i945/gma: Log native graphics init in level INFO
Paul Menzel
2018-04-16
1
-1
/
+1
*
nb/intel/i945/gma: Fix aligment of equal sign
Paul Menzel
2018-04-16
1
-4
/
+4
*
nb/intel/sandybridge: support more XMP timings
Dan Elkouby
2018-04-16
4
-3
/
+17
*
nb/intel/sandybridge/peg: Add PEG driver stub
Patrick Rudolph
2018-04-13
5
-1
/
+189
*
Revert "model_206ax: Use parallel MP init"
Arthur Heymans
2018-04-11
1
-1
/
+1
*
model_206ax: Use parallel MP init
Arthur Heymans
2018-04-11
1
-1
/
+1
*
cpu/intel/sandybridge: Put stage cache into TSEG
Arthur Heymans
2018-04-10
1
-1
/
+2
*
intel/nehalem post-car: Use postcar_frame for MTRR setup
Kyösti Mälkki
2018-04-09
2
-2
/
+35
*
nb/intel/gm45/raminit: Use CxDRT*_MCHBAR instead of magic numbers
Jonathan Neuschäfer
2018-04-04
1
-4
/
+6
[next]