index
:
coreboot.git
24.02_branch
4.1
4.10_branch
4.11_branch
4.12_branch
4.14_branch
4.15_branch
4.16_branch
4.18_branch
4.19_branch
4.2
4.20_branch
4.22_branch
4.3
4.4
4.8_branch
classic-2014.10
coreboot-v1
coreboot-v3
main
master
rampayload
Coreboot firmware sources
coreboot
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
security
/
intel
Commit message (
Expand
)
Author
Age
Files
Lines
*
src/{drivers,security}: Remove unused <string.h>
Elyes HAOUAS
2021-02-16
1
-1
/
+0
*
security/intel/txt/Makefile.inc: Use tab for indent
Elyes HAOUAS
2021-02-11
1
-4
/
+4
*
drivers/security/cbnt: Fix bootblock size
Arthur Heymans
2021-02-01
1
-0
/
+2
*
soc/intel: Replace `SA_PCIEX_LENGTH` Kconfig options
Angel Pons
2021-01-30
1
-1
/
+1
*
security/intel/stm/StmPlatformSmm.c: Remove repeated word
Elyes HAOUAS
2021-01-18
1
-1
/
+1
*
build system: Always add coreboot.pre dependency to intermediates
Patrick Georgi
2021-01-15
2
-4
/
+4
*
build system: Structure and serialize INTERMEDIATE
Patrick Georgi
2021-01-14
2
-12
/
+4
*
*/Makefile.inc: Add some INTERMEDIATE targets to .PHONY
Arthur Heymans
2021-01-08
2
-0
/
+4
*
security/intel/txt: Don't run SCHECK on CBnT
Arthur Heymans
2021-01-07
1
-1
/
+1
*
security/intel/txt/ramstage.c: Fix clearing secrets on CBNT
Arthur Heymans
2021-01-04
1
-16
/
+14
*
sec/intel/txt/Kconfig: Make TXT HEAP and SINIT size configurable
Arthur Heymans
2020-12-29
2
-2
/
+21
*
cbfs: Simplify load/map API names, remove type arguments
Julius Werner
2020-12-02
2
-9
/
+5
*
sec/intel/cbnt: Stitch in ACMs in the coreboot image
Arthur Heymans
2020-11-10
6
-0
/
+59
*
haswell: Add Intel TXT support in romstage
Angel Pons
2020-11-04
5
-0
/
+182
*
sec/intel/txt: Add support for running SCLEAN in romstage
Angel Pons
2020-11-04
3
-0
/
+186
*
sec/intel/txt/Kconfig: Remove the menu for including ACMs
Arthur Heymans
2020-10-28
1
-4
/
+0
*
sec/intel/txt/Makefile.inc: Include ACMs using Kconfig variables
Arthur Heymans
2020-10-28
1
-10
/
+11
*
sec/intel/txt: Split MTRR setup ASM code into a macro
Angel Pons
2020-10-22
2
-64
/
+84
*
sec/intel/txt: Add `enable_getsec_or_reset` function
Angel Pons
2020-10-22
2
-0
/
+33
*
sec/intel/txt: Extract BIOS ACM loading into a function
Angel Pons
2020-10-22
1
-28
/
+45
*
sec/intel/txt: Only run LockConfig for LT-SX
Angel Pons
2020-10-22
2
-7
/
+18
*
sec/intel/txt: Always run SCHECK on regular boots
Angel Pons
2020-10-22
1
-7
/
+8
*
sec/intel/txt: Allow skipping ACM NOP function
Angel Pons
2020-10-22
2
-10
/
+19
*
sec/intel/txt/ramstage.c: Do not init the heap on S3 resume
Angel Pons
2020-10-22
1
-1
/
+3
*
sec/intel/txt/ramstage.c: Extract heap init into a function
Angel Pons
2020-10-22
1
-96
/
+101
*
sec/intel/txt: Add and fill in BIOS Specification info
Angel Pons
2020-10-22
1
-0
/
+8
*
sec/intel/txt/common.c: Only log ACM error on failure
Angel Pons
2020-10-22
1
-2
/
+0
*
sec/intel/txt: Move DPR size to Kconfig
Angel Pons
2020-10-22
2
-1
/
+10
*
intel/txt: Add `txt_get_chipset_dpr` function
Angel Pons
2020-10-17
2
-7
/
+46
*
security/intel/txt: Improve MTRR setup for GETSEC[ENTERACCS]
Angel Pons
2020-10-17
1
-17
/
+86
*
sec/intel/txt: Bail if var MTRRs cannot snugly cache the BIOS ACM
Angel Pons
2020-10-17
1
-0
/
+12
*
sec/intel/txt/getsec_enteraccs.S: Save and restore MTRR_DEF_TYPE
Arthur Heymans
2020-10-15
1
-6
/
+2
*
security/intel/txt: Use `smm_region()` to get TSEG base
Angel Pons
2020-10-15
2
-5
/
+16
*
security/intel/txt: Add and use DPR register layout
Angel Pons
2020-10-12
2
-21
/
+27
*
security/intel/txt: Clean up includes
Angel Pons
2020-10-12
6
-16
/
+11
*
security/intel/stm: Add options for STM build
Eugene Myers
2020-10-12
3
-7
/
+123
*
security/intel/txt: Print chipset as hex value
Christian Walter
2020-10-08
1
-1
/
+1
*
security/intel/stm: Fix size_t printf format error
Felix Held
2020-10-01
1
-1
/
+1
*
security/intel/stm: Fix size_t printf format error
Eugene D Myers
2020-09-30
1
-1
/
+1
*
src/security: Drop unneeded empty lines
Elyes HAOUAS
2020-09-21
2
-3
/
+0
*
security/intel/txt/getsec.c: Do not check lock bit
Angel Pons
2020-08-30
1
-1
/
+1
*
security/intel/txt: Add missing definitions
Angel Pons
2020-08-30
1
-0
/
+8
*
src: Remove unused 'include <lib.h>'
Elyes HAOUAS
2020-08-18
1
-1
/
+0
*
security/intel/txt: Fix variable MTRR handling
Angel Pons
2020-08-07
1
-48
/
+47
*
security/intel/txt: Allow using CF9 reset, too
Angel Pons
2020-08-07
2
-2
/
+18
*
security/intel/txt: Avoid shifting by a negative value
John Zhao
2020-08-06
1
-0
/
+3
*
security/intel/txt: Add Intel TXT support
Philipp Deppenwiese
2020-07-31
10
-8
/
+1824
*
security/intel/stm: Add missing <stdbool.h>
Angel Pons
2020-07-21
3
-0
/
+3
*
src: Remove unused 'include <cpu/x86/msr.h>'
Elyes HAOUAS
2020-07-14
1
-1
/
+0
*
src: Remove unused 'include <lib.h>'
Elyes HAOUAS
2020-05-18
1
-1
/
+0
[next]