| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | soc/amd/cezanne/acpi: Add support for RTC workaround | Raul E Rangel | 2021-12-18 | 1 | -0/+2 |
| * | soc/amd/cezanne: Generate PCI routing table | Raul E Rangel | 2021-05-09 | 1 | -0/+2 |
| * | soc/amd/cezanne/acpi/soc: call WAL1 for AC/DC state ALIB call | Felix Held | 2021-05-08 | 1 | -0/+4 |
| * | soc/amd/{cezanne,common}/acpi: Add _OSC method | Raul E Rangel | 2021-04-21 | 1 | -0/+2 |
| * | soc/amd/{common,cezanne}: Add uPEP device | Raul E Rangel | 2021-04-20 | 1 | -0/+2 |
| * | soc/amd/cezanne/acpi/soc.asl: Include sleepstates.asl | Raul E Rangel | 2021-03-13 | 1 | -0/+2 |
| * | soc/amd/cezanne: Move globalnvs.asl to the correct location | Mathew King | 2021-03-13 | 1 | -2/+2 |
| * | soc/amd/cezanne/acpi: Add globalnvs.asl | Raul E Rangel | 2021-02-25 | 1 | -0/+2 |
| * | soc/amd/cezanne/acpi: Add pci0.asl | Raul E Rangel | 2021-02-22 | 1 | -0/+2 |
| * | soc/amd/cezanne/acpi/soc.asl: Add platform.asl | Raul E Rangel | 2021-02-22 | 1 | -0/+11 |
| * | soc/amd/cezanne/acpi: Add MMIO devices | Raul E Rangel | 2021-02-22 | 1 | -0/+4 |
| * | soc/amd/cezanne/acpi: Add plain soc.asl | Raul E Rangel | 2021-02-13 | 1 | -0/+8 |
 |
index : coreboot.git | |
| Coreboot firmware sources | coreboot |
| summaryrefslogtreecommitdiffstats |