summaryrefslogtreecommitdiffstats
path: root/src/soc/amd/common/block/include
Commit message (Expand)AuthorAgeFilesLines
* soc/amd/common/block/gpio_banks: Use configure_scimap()Kyösti Mälkki2021-04-151-1/+0
* soc/amd/picasso/romstage: factor out chipset state saving functionalityFelix Held2021-04-141-0/+3
* soc/amd/common: Handle power resume after power failureKarthikeyan Ramasubramanian2021-04-101-0/+20
* soc/amd: remove special GPIO_2 override soc_gpio_hookKyösti Mälkki2021-04-081-2/+0
* soc/amd/common: Add PM_ESPI_INTR_CTRLRaul E Rangel2021-04-081-0/+2
* soc/amd/common: Add some ESPI register definitionsMartin Roth2021-04-051-5/+15
* soc/amd: Make espi_clear_decodes privateRaul E Rangel2021-04-051-7/+0
* soc/amd: Make espi_configure_decodes privateRaul E Rangel2021-04-051-6/+0
* soc/amd/common: Add func to clear eSPI IO & memory decode rangesMartin Roth2021-04-051-0/+7
* soc/amd/common/block/acpimmio/mmio_util: add fch_disable_kb_rstFelix Held2021-03-291-0/+1
* soc/amd: move PM_RST_CTRL1 register definition to common acpimmio headerFelix Held2021-03-291-0/+3
* soc/amd/common/gpio: add PAD_NF_SCI pad typeFelix Held2021-03-281-2/+13
* soc/amd/common/block/i2c: Use `size_t` for `num_pins`Angel Pons2021-03-281-1/+1
* soc/amd/common/block/gpio_defs: Wake from either S0i3 or S3Karthikeyan Ramasubramanian2021-03-251-0/+1
* soc/amd/common/block/gpio_defs: Support wake and debounce configurationKarthikeyan Ramasubramanian2021-03-231-0/+6
* soc/amd/common/block/i2c: Move SoC agnostic parts into commonKarthikeyan Ramasubramanian2021-03-221-0/+34
* soc/amd/common: Introduce I2C driver common to all AMD SoCsKarthikeyan Ramasubramanian2021-03-221-0/+36
* soc/amd/common: Make fch_spi_config_modes staticMathew King2021-03-181-8/+0
* soc/amd/common/amdblocks/chip.h,psp.h: add missing stdint.h includeFelix Held2021-03-122-0/+3
* soc/amd/common/amdblocks/smi.h: include types.h instead of stdint.hFelix Held2021-03-121-1/+1
* soc/amd/common/block/smu: rename mailbox register definesFelix Held2021-03-121-1/+1
* soc/amd/common: factor out SMN access function from SMU codeFelix Held2021-03-122-4/+11
* soc/amd: move warm reset flag function prototypes to common codeFelix Held2021-03-111-0/+2
* soc/amd/*/smihandler: factor out ELOG and SMMSTORE handlerFelix Held2021-03-101-0/+2
* soc/amd/common: Move GEVENT definitions to gpio_defs.hMathew King2021-03-082-35/+33
* soc/amd/picasso: move APOB NV cache to common codeFelix Held2021-03-061-0/+9
* soc/amd/common/block/acpimmio: Add fch_disable_legacy_dma_ioRaul E Rangel2021-03-011-0/+3
* soc/amd: Move root complex SSDT TOM1/TOM2 generation functionRaul E Rangel2021-02-221-0/+1
* soc/amd/common/amdblocks/psp: move MSR_PSP_ADDR to include/cpu/amd/msr.hFelix Held2021-02-191-2/+0
* soc/amd/picasso/uart: move uart_inject_ssdt to common codeFelix Held2021-02-171-0/+2
* soc/amd/common/block/data_fabric: add data_fabric_print_mmio_confFelix Held2021-02-141-0/+1
* soc/amd/picasso/data_fabric: factor out common MMIO register definesFelix Held2021-02-141-0/+15
* soc/amd/picasso/data_fabric: move more helper functions to common codeFelix Held2021-02-141-0/+3
* soc/amd/common/block/data_fabric: add data_fabric_broadcast_read/write32Felix Held2021-02-141-0/+17
* soc/amd/common/block/data_fabric: add data_fabric_write32Felix Held2021-02-141-0/+1
* soc/amd/picasso: move data_fabric_read32 to common codeFelix Held2021-02-141-0/+12
* soc/amd/cezanne: Fill FADT and MADTRaul E Rangel2021-02-141-4/+6
* soc/amd: introduce and use common IOAPIC IDsFelix Held2021-02-131-0/+9
* soc/amd: add and use fch_enable_hpet_decodeFelix Held2021-02-121-0/+4
* soc/amd/common: add and use fch_enable_ioapic_decodeFelix Held2021-02-121-0/+2
* soc/amd: Move MADT IRQ override settings into common_configRaul E Rangel2021-02-122-0/+13
* soc/amd: Move fadt device tree settings into common_configRaul E Rangel2021-02-121-0/+4
* soc/amd: Move southbridge_write_acpi_tablesRaul E Rangel2021-02-121-1/+5
* soc/amd/common: Fix missing header in amd_pci_utils.hRaul E Rangel2021-02-111-1/+1
* soc/amd: fully commonize clear_tvalidFelix Held2021-02-111-0/+1
* soc/amd: move southbridge_smi_handler to common codeFelix Held2021-02-111-0/+1
* soc/amd: factor out common SMM relocation codeFelix Held2021-02-111-0/+12
* soc/amd*/smihandler: factor out and rename clear_smi_sci_statusFelix Held2021-02-111-0/+1
* soc/amd*/smihandler: factor out and rename clear_all_smi_statusFelix Held2021-02-111-0/+1
* soc/amd/common/blocks/lpc: Remove common SPI registersRaul E Rangel2021-02-101-9/+0
generated by cgit v1.2.3 (git 2.25.1) at 2024-08-16 05:05:21 +0000