| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | soc/amd/sabrina/fch: enable XTAL pad disabling in S0i3 | Felix Held | 2022-08-03 | 1 | -0/+1 |
| * | soc/amd/sabrina: only make the available clock outputs configurable | Felix Held | 2022-06-13 | 1 | -2/+4 |
| * | soc/amd/sabrina: enable warm reset functionality | Felix Held | 2022-04-22 | 1 | -6/+0 |
| * | soc/amd/sabrina/include/amd_pci_int_defs.h: remove PIRQ_SATA | Felix Held | 2022-02-04 | 1 | -1/+0 |
| * | soc/amd/sabrina/include/amd_pci_int_defs: add additional UARTs | Felix Held | 2022-01-27 | 1 | -1/+3 |
| * | soc/amd/sabrina: add new SoC as copy of soc/amd/cezanne | Felix Held | 2022-01-25 | 1 | -0/+232 |
 |
index : coreboot.git | |
| Coreboot firmware sources | coreboot |
| summaryrefslogtreecommitdiffstats |