| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | soc/amd/sabrina/fch: enable XTAL pad disabling in S0i3 | Felix Held | 2022-08-03 | 1 | -0/+1 |
| * | soc/amd/sabrina: only make the available clock outputs configurable | Felix Held | 2022-06-13 | 1 | -0/+1 |
| * | soc/amd/*/i2c: factor out common I2C pad configuration | Felix Held | 2022-02-03 | 1 | -30/+0 |
| * | soc/amd/*/i2c: introduce and use MISC_I2C_PAD_CTRL(bus) macro | Felix Held | 2022-02-03 | 1 | -0/+1 |
| * | soc/amd/*/i2c: drop unused mainboard_i2c_override | Felix Held | 2022-02-03 | 1 | -3/+0 |
| * | soc/amd/sabrina/include/southbridge: add new I2C_PAD_CTRL bits | Felix Held | 2022-01-27 | 1 | -0/+3 |
| * | soc/amd/sabrina: drop PM_ESPI_CS_USE_DATA2 define and eSPI util code | Felix Held | 2022-01-27 | 1 | -1/+0 |
| * | soc/amd/sabrina: add new SoC as copy of soc/amd/cezanne | Felix Held | 2022-01-25 | 1 | -0/+155 |
 |
index : coreboot.git | |
| Coreboot firmware sources | coreboot |
| summaryrefslogtreecommitdiffstats |