summaryrefslogtreecommitdiffstats
path: root/src/soc/amd/stoneyridge/bootblock/bootblock.c
Commit message (Expand)AuthorAgeFilesLines
* treewide: Remove "this file is part of" linesPatrick Georgi2020-05-111-1/+0
* soc/amd: Use SPDX for GPL-2.0-only filesAngel Pons2020-04-051-13/+2
* soc: Remove copyright noticesPatrick Georgi2020-03-181-2/+0
* amdblocks/pci: add common implementation of MMCONF enablingMichał Żygowski2019-12-101-6/+2
* amdblocks/acpimmio: add common functions for AP entryMichał Żygowski2019-12-041-1/+1
* lib/bootblock: Add simplified entry with basetimeKyösti Mälkki2019-08-261-1/+1
* coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)Julius Werner2019-03-081-1/+1
* src: Move shared amd64 and IA32 MSRs to <cpu/x86/msr.h>Elyes HAOUAS2018-10-301-1/+0
* cpu/amd: Use common AMD's MSRElyes HAOUAS2018-10-181-0/+1
* soc/amd/stoneyridge/gpio.c: Create I2C slave reset codeRichard Spiegel2018-10-101-0/+9
* soc/amd/stoneyridge: Add bootblock_fch_initRaul E Rangel2018-08-141-0/+2
* amd/stoneyridge: Add early MTRR setup for new calloutsMarshall Dawson2018-06-131-1/+22
* stoneyridge: Move agesa out of bootblockRaul E Rangel2018-06-121-57/+0
* bootblock: Allow more timestamps in bootblock_main_with_timestamp()Julius Werner2018-05-221-1/+1
* soc/amd/stoneyridege: Create AP jump structureRichard Spiegel2018-04-101-26/+40
* amd/stoneyridge: Use defined value for SPI flash MTRRMarshall Dawson2018-04-061-1/+2
* soc/amd/stoneyridge/southbridge.c: Remove configure_stoneyridge_uartRichard Spiegel2018-03-191-2/+0
* soc/amd/stoneyridge: Normalize GPIO initJustin TerAvest2018-02-171-2/+0
* soc/amd/stoneyridge: initialize i2c buses marked as early initAaron Durbin2018-01-301-0/+3
* soc/amd/stoneyridge: remove dependence on TSCAaron Durbin2018-01-251-1/+3
* soc/amd/stoneyridge: Add new function sb_program_gpio()Richard Spiegel2018-01-231-0/+2
* amd/stoneyridge: Force PSP command reg settings in bootblockMarshall Dawson2017-12-201-1/+6
* soc/amd/stoneyridge/bootblock/bootblock.c: Fix unused valueRichard Spiegel2017-12-191-1/+0
* soc/amd/common: Update agesawrapper_call.hRichard Spiegel2017-12-151-2/+3
* soc/amd/common: Move Agesa related headersRichard Spiegel2017-12-121-2/+2
* soc/amd/stoneyridge: Load SMU fimware using PSPMarshall Dawson2017-11-141-0/+33
* amd/stoneyridge: Remove fixme.cMarshall Dawson2017-11-081-0/+23
* soc/amd/stoneyridge: Check UART indexMarshall Dawson2017-10-161-0/+5
* stoneyridge: Rename hudson to southbridgeMarc Jones2017-08-141-2/+2
* soc/amd/common: Convert to C_ENVIRONMENT_BOOTBLOCKMarshall Dawson2017-07-271-40/+38
* soc/amd/stoneyridge: Fix most checkpatch errorsMarshall Dawson2017-06-271-2/+4
* soc: Add AMD Stoney Ridge southbridge codeMarc Jones2017-06-261-0/+63
generated by cgit v1.2.3 (git 2.25.1) at 2024-08-15 22:35:49 +0000