summaryrefslogtreecommitdiffstats
path: root/src/soc/amd
Commit message (Expand)AuthorAgeFilesLines
* soc/amd/common/block/pi: Fix AGESA heap deallocatorMarc Jones2018-01-171-18/+22
* soc/amd/stoneyridge: Add definition for GENINT_DISABLEMartin Roth2018-01-131-0/+1
* soc/amd/stonyridge: Give I2C devices unique _UIDsDaniel Kurtz2018-01-131-2/+2
* Revert "soc/amd/common/pi: Fix issue in AGESA heap allocator"Marc Jones2018-01-132-7/+4
* amd/stoneyridge: Keep SPI flash cacheable during POSTMarshall Dawson2018-01-121-0/+5
* soc/amd/common/pi: Fix issue in AGESA heap allocatorMarc Jones2018-01-122-4/+7
* soc/amd/common/block/acpi: Add halt.cChris Ching2018-01-102-0/+25
* soc/amd/stoneyridge/i2c: fix formatting and global symbolAaron Durbin2018-01-081-6/+6
* soc/amd/stoneyridge: Define CONSOLE_UART_BASE_ADDRESSArthur Heymans2018-01-081-0/+5
* soc/amd/common: Only load post-memory AGESA into RAM when split enabledDaniel Kurtz2018-01-071-1/+1
* 3rdparty/blobs/soc/amd/stoneyridge: Use new location of stoneyridge blobRichard Spiegel2018-01-071-3/+3
* soc/amd/common: load post-memory AGESA as rmoduleAaron Durbin2018-01-051-1/+28
* soc/amd/common: Allow AGESA file split for pre- and post-memoryJustin TerAvest2018-01-051-1/+13
* soc/amd/stoneyridge: Add I2C supportChris Ching2018-01-035-0/+49
* soc/amd/common/block/pi: Format files to standardsRichard Spiegel2018-01-022-72/+86
* soc/amd/stoneyridge/chip.c: Move setup_bsp_ramtop to soc_init()Richard Spiegel2017-12-221-7/+1
* amd/stoneyridge: Increase pre-cbmem console sizeMarshall Dawson2017-12-221-1/+1
* soc/amd/stoneyridge: select RTCMarc Jones2017-12-221-0/+1
* amd/common/psp: Add BootDone commandMarshall Dawson2017-12-201-0/+32
* amd/common/psp: Convert structure init to C99Marshall Dawson2017-12-201-4/+5
* amd/common/psp: Assume PSP command register already set upMarshall Dawson2017-12-201-35/+16
* amd/stoneyridge: Force PSP command reg settings in bootblockMarshall Dawson2017-12-201-1/+6
* soc/amd/common/block/pci: Fix validation of pointerRichard Spiegel2017-12-191-3/+4
* soc/amd/stoneyridge/bootblock/bootblock.c: Fix unused valueRichard Spiegel2017-12-191-1/+0
* amd/stoneyridge: Skip VGA initialization on S3 resumeMarshall Dawson2017-12-181-0/+4
* soc/amd/common: Factor out InitPost printed results to functionMarshall Dawson2017-12-181-25/+42
* soc/amd: Move stoneyridge features out of agesawrapperMarshall Dawson2017-12-184-20/+54
* soc/amd/common: Remove #ifndef/#endif from AGESA wrapperMarshall Dawson2017-12-181-6/+0
* soc/amd/common: Make AGESA event log parser staticMarshall Dawson2017-12-182-29/+28
* soc/amd/common: Clean up AGESA event log functionMarshall Dawson2017-12-182-21/+31
* soc/amd/common: Update agesawrapper_call.hRichard Spiegel2017-12-156-15/+12
* soc/amd/stoneyridge: Remove "\t" from name tableRichard Spiegel2017-12-142-38/+38
* vc/amd/pi/0067F00: add option to add AGESA binary PI as stageAaron Durbin2017-12-131-6/+52
* vc/amd/pi/00670F00: fix #include paths to only use <amdblocks/header.h>Aaron Durbin2017-12-121-2/+0
* soc/amd/common: Move AGESA related source filesRichard Spiegel2017-12-128-13/+22
* soc/amd/common: Move Agesa related headersRichard Spiegel2017-12-1217-26/+26
* soc/amd/common: Move files to common/blockRichard Spiegel2017-12-1110-4/+26
* soc/amd/common: Collect timestamps before and after AGESA callsMartin Roth2017-12-111-0/+19
* vc/amd/pi/00670F00/binaryPI: cache the AGESA dispatcherAaron Durbin2017-12-112-0/+25
* soc/amd/stoneyridge: Enable SPI writesJohn E. Kabat Jr2017-12-112-1/+1
* soc/amd/common: Add amdblocks/spi.hMarc Jones2017-12-112-1/+24
* soc/amd/stoneyridge/include: delete amd_pci_int_types.hRichard Spiegel2017-12-091-37/+0
* soc/amd/stoneyridge: Add RO_REGION_ONLYMarc Jones2017-12-081-0/+5
* amd/stoneyridge: Delete early_setup.cRichard Spiegel2017-12-072-117/+0
* amd/stoneyridge/lpc.c: Use new wide IO functionsRichard Spiegel2017-12-071-95/+24
* amd/stoneyridge: Create new wide IO functionsRichard Spiegel2017-12-072-0/+150
* amd/stoneyridge: Create new name/IRQ associationRichard Spiegel2017-12-074-51/+119
* soc/amd/stoneyridge: Add USB OC supportMarc Jones2017-12-062-1/+64
* soc/amd/stoneyridge: Add XHCI PM register access functionsMarc Jones2017-12-063-0/+37
* amd/stoneyridge: Transfer functions from early_setup.c to southbridge.cRichard Spiegel2017-12-043-258/+249
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-04 21:04:09 +0000