summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/baytrail/romstage
Commit message (Expand)AuthorAgeFilesLines
* CBMEM: Change declarations for initialization hooksKyösti Mälkki2022-05-201-1/+1
* timestamps: Rename timestamps to make names more consistentJakub Czapiga2022-03-081-2/+2
* device/dram/ddr3: Get rid of useless typedefsAngel Pons2021-04-051-1/+1
* soc/intel/baytrail: Use cbmem_recovery()Kyösti Mälkki2021-02-231-5/+6
* soc/intel/baytrail: Use a variable for s3resumeKyösti Mälkki2021-02-231-2/+4
* intel/baytrail,braswell,broadwell: Add const qualifier for power_stateKyösti Mälkki2021-01-231-1/+1
* sb,soc/intel: Drop unnecessary headersKyösti Mälkki2020-12-222-5/+0
* cbfs: Simplify load/map API names, remove type argumentsJulius Werner2020-12-021-1/+1
* mrc_cache: Add mrc_cache fetch functions to support non-x86 platformsShelley Chen2020-08-241-6/+9
* src: Remove unused 'include <stddef.h>Elyes HAOUAS2020-08-181-1/+0
* soc/intel/baytrail: Add MRC SMBus workaroundMate Kukri2020-08-031-1/+17
* {sb,soc}/intel/**/*.c: Use macros for PCI COMMAND bitsAngel Pons2020-07-261-1/+1
* soc/intel/baytrail/romstage/pmc.c: Add missing includeElyes HAOUAS2020-07-141-1/+1
* soc/intel/baytrail/romstage/raminit.c: Add missing includeElyes HAOUAS2020-07-141-1/+1
* soc/intel/baytrail: Rename "pmc.h" to "pm.h"Angel Pons2020-07-092-2/+2
* ACPI: Drop some HAVE_ACPI_RESUME preprocessor useKyösti Mälkki2020-06-201-2/+0
* treewide: Remove "this file is part of" linesPatrick Georgi2020-05-114-4/+0
* vboot: Clean up pre-RAM use of vboot_recovery_mode_enabled()Julius Werner2020-05-091-3/+1
* acpi: Move ACPI table support out of arch/x86 (3/5)Furquan Shaikh2020-05-021-1/+1
* soc/baytrail/raminit: Populate SMBIOS type 17 tablesMatt DeVillier2020-04-281-3/+22
* soc/intel/baytrail: Use SPDX for GPL-2.0-only filesAngel Pons2020-04-064-52/+8
* soc: Remove copyright noticesPatrick Georgi2020-03-184-4/+0
* sb/intel/common: Declare common smbus_base() and enable_smbus()Kyösti Mälkki2020-01-141-2/+10
* soc/intel/baytrail: Move to C_ENVIRONMENT_BOOTBLOCKArthur Heymans2019-11-294-108/+0
* intel/baytrail: Replace config_of(dev) with config_of_soc()Kyösti Mälkki2019-10-021-3/+1
* drivers/elog: Add elog_boot_notify()Kyösti Mälkki2019-09-131-4/+1
* google/rambi,intel/baytrail: Simplified romstage flowKyösti Mälkki2019-08-282-51/+10
* soc/intel: Move fill_postcar_frame to memmap.cKyösti Mälkki2019-08-281-13/+0
* intel/baytrail: Use smm_subregion()Kyösti Mälkki2019-08-271-2/+0
* intel/baytrail: Reorganize romstage.cKyösti Mälkki2019-08-271-58/+58
* soc/intel: Use common romstage codeKyösti Mälkki2019-08-261-18/+1
* arch/x86: Add <arch/romstage.h>Kyösti Mälkki2019-08-221-0/+1
* arch/x86: Rename some mainboard_romstage_entry()Kyösti Mälkki2019-08-211-1/+1
* intel/fsp1_0,baytrail,rangeley: Tidy up use of preprocessorKyösti Mälkki2019-08-211-1/+3
* cpu/intel: Enter romstage without BISTKyösti Mälkki2019-08-181-3/+2
* cpu/x86/smm: Promote smm_memory_map()Kyösti Mälkki2019-08-151-0/+4
* arch/x86: Add postcar_frame_common_mtrrs()Kyösti Mälkki2019-08-151-6/+2
* cpu/intel: Refactor platform_enter_postcar()Kyösti Mälkki2019-08-151-15/+22
* soc/intel: Use config_of()Kyösti Mälkki2019-07-181-2/+1
* arch/x86: Adjust size of postcar stackKyösti Mälkki2019-07-041-3/+1
* sb/intel/*: Delete early_spiPatrick Rudolph2019-05-292-61/+0
* src: Drop unused '#include <halt.h>'Elyes HAOUAS2019-03-161-1/+0
* coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)Julius Werner2019-03-082-6/+6
* device/mmio.h: Add include file for MMIO opsKyösti Mälkki2019-03-041-0/+1
* arch/io.h: Drop unnecessary includeKyösti Mälkki2019-03-043-3/+0
* device/pci: Fix PCI accessor headersKyösti Mälkki2019-03-015-0/+5
* soc/intel/baytrail: Don't use CAR_GLOBALArthur Heymans2019-02-131-4/+3
* postcar: Make more use of postcar_frame_add_romcache()Nico Huber2019-02-121-2/+1
* soc/intel/baytrail: Use non-evict CAR setupArthur Heymans2019-02-112-218/+1
* soc/intel/baytrail/romstage: Remove unneeded white spaceElyes HAOUAS2019-01-231-2/+2
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-18 14:32:34 +0000