summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/baytrail
Commit message (Expand)AuthorAgeFilesLines
* intel/baytrail: Use smm_subregion()Kyösti Mälkki2019-08-274-49/+38
* intel/baytrail: Reorganize romstage.cKyösti Mälkki2019-08-271-58/+58
* soc/intel: Use common romstage codeKyösti Mälkki2019-08-261-18/+1
* Split MAYBE_STATIC to _BSS and _NONZERO variantsKyösti Mälkki2019-08-261-1/+1
* arch/x86: Add <arch/romstage.h>Kyösti Mälkki2019-08-221-0/+1
* arch/x86: Rename some mainboard_romstage_entry()Kyösti Mälkki2019-08-212-2/+2
* intel/fsp1_0,baytrail,rangeley: Tidy up use of preprocessorKyösti Mälkki2019-08-215-17/+4
* src: Remove variable length arraysJacob Garber2019-08-201-4/+5
* devicetree: Remove duplicate chip_ops declarationsKyösti Mälkki2019-08-201-1/+0
* cpu/intel: Enter romstage without BISTKyösti Mälkki2019-08-182-4/+2
* soc/intel: Rename some SMM support functionsKyösti Mälkki2019-08-155-17/+16
* cpu/x86/smm: Promote smm_memory_map()Kyösti Mälkki2019-08-151-0/+4
* arch/x86: Add postcar_frame_common_mtrrs()Kyösti Mälkki2019-08-151-6/+2
* cpu/intel: Refactor platform_enter_postcar()Kyösti Mälkki2019-08-151-15/+22
* cpu/x86: Separate save_state struct headersKyösti Mälkki2019-08-132-0/+2
* arch/x86: Flip option NO_CAR_GLOBAL_MIGRATIONKyösti Mälkki2019-08-111-1/+0
* arch/x86: Enable POSTCAR_CONSOLE by defaultKyösti Mälkki2019-08-111-1/+0
* intel/baytrail,broadwell: Move stage cache support functionKyösti Mälkki2019-08-033-33/+14
* soc/intel/baytrail: Prevent unintended sign extensionsJacob Garber2019-07-292-12/+12
* soc/intel/baytrail/Makefile.inc: Sort entriesAngel Pons2019-07-261-31/+34
* soc/intel: Use config_of()Kyösti Mälkki2019-07-1811-28/+17
* cpu/x86: Flip SMM_TSEG defaultKyösti Mälkki2019-07-091-1/+0
* arch/x86: Adjust size of postcar stackKyösti Mälkki2019-07-041-3/+1
* soc/intel/baytrail: set default VBIOS filename and PCI IDMatt DeVillier2019-06-021-0/+10
* src/soc: Add missing 'include <types.h>'Elyes HAOUAS2019-05-291-0/+1
* sb/intel/*: Delete early_spiPatrick Rudolph2019-05-293-62/+0
* soc/{baytrail/braswell/broadwell}: fix flashconsole on platformMatt DeVillier2019-05-221-0/+2
* vboot: refactor OPROM codeJoel Kitching2019-04-301-1/+1
* soc/intel/baytrail: Correct array bounds checkJacob Garber2019-04-081-1/+1
* src: Use include <delay.h> when appropriateElyes HAOUAS2019-04-061-2/+0
* vboot: Select CONFIG_VBOOT_OPROM_MATTERS in more casesJulius Werner2019-04-011-0/+1
* soc/intel/{baytrail,braswell}: Make use of generic set_subsystem()Kyösti Mälkki2019-03-221-11/+1
* {northbridge, soc, southbridge}/intel: Make use of pci_dev_set_subsystem()Subrata Banik2019-03-211-13/+1
* src: Use 'include <string.h>' when appropriateElyes HAOUAS2019-03-204-4/+2
* src: Drop unused '#include <halt.h>'Elyes HAOUAS2019-03-161-1/+0
* coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)Julius Werner2019-03-089-19/+19
* src: Drop unused include <arch/acpi.h>Elyes HAOUAS2019-03-061-1/+0
* soc/intel: Use simple PCI config accessKyösti Mälkki2019-03-061-16/+4
* device/mmio.h: Add include file for MMIO opsKyösti Mälkki2019-03-0412-7/+13
* arch/io.h: Drop unnecessary includeKyösti Mälkki2019-03-0412-12/+0
* arch/x86/acpi: Remove obsolete acpi_gen_regaddr resv fieldElyes HAOUAS2019-03-041-9/+9
* device/pci: Fix PCI accessor headersKyösti Mälkki2019-03-0118-0/+18
* intel/spi: Switch to native PCI config accessorsKyösti Mälkki2019-02-281-31/+3
* intel/spi: Fix use of __SIMPLE_DEVICE__Kyösti Mälkki2019-02-281-1/+1
* security/vboot: Add measured boot modePhilipp Deppenwiese2019-02-251-0/+1
* soc/intel/baytrail: Don't use CAR_GLOBALArthur Heymans2019-02-131-4/+3
* postcar: Make more use of postcar_frame_add_romcache()Nico Huber2019-02-121-2/+1
* soc/intel/baytrail: Use non-evict CAR setupArthur Heymans2019-02-113-218/+2
* soc/intel/baytrail/romstage: Remove unneeded white spaceElyes HAOUAS2019-01-231-2/+2
* cpu/intel/car: Prepare for C_ENVIRONMENT_BOOTBLOCKKyösti Mälkki2019-01-083-18/+25
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-12 10:06:42 +0000