summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/baytrail
Commit message (Expand)AuthorAgeFilesLines
* src: Remove redundant use of ACPI offset(0)Elyes HAOUAS2020-12-031-1/+0
* cbfs: Simplify load/map API names, remove type argumentsJulius Werner2020-12-021-1/+1
* src: Include <arch/io.h> when appropriateElyes HAOUAS2020-10-261-0/+1
* src: Rename EM100Pro-specific SPI console Kconfig optionAngel Pons2020-10-131-1/+1
* drivers/spi: Add BOOT_DEVICE_SPI_FLASH_NO_EARLY_WRITES configShelley Chen2020-10-021-0/+1
* arch/x86: Introduce `ARCH_ALL_STAGES_X86_32`Angel Pons2020-09-261-4/+1
* src/soc/intel: Drop unneeded empty linesElyes HAOUAS2020-09-217-7/+0
* soc/intel/baytrail: Add missing GSM size definitionsAngel Pons2020-09-081-4/+17
* mrc_cache: Add mrc_cache fetch functions to support non-x86 platformsShelley Chen2020-08-241-6/+9
* SMM: Validate more user-provided pointersPatrick Rudolph2020-08-211-0/+4
* elog: rename ELOG_WAKE_SOURCE_GPIO to ELOG_WAKE_SOURCE_GPEAaron Durbin2020-08-181-1/+1
* src: Remove unused 'include <stddef.h>Elyes HAOUAS2020-08-181-1/+0
* {sb,soc}/intel/*/acpi/lpc.asl: Drop commented-out codeAngel Pons2020-08-051-4/+0
* soc/intel/baytrail: Factor out `acpi_fill_madt()`Angel Pons2020-08-041-0/+15
* soc/intel/baytrail: Add MRC SMBus workaroundMate Kukri2020-08-031-1/+17
* soc/intel/baytrail/northcluster.c: Clean up commentsAngel Pons2020-08-021-3/+6
* soc/intel/baytrail/sata.c: Fix SATA init sequenceAngel Pons2020-08-021-4/+2
* soc/intel/baytrail: Add native refcode replacementMate Kukri2020-08-028-32/+756
* soc/intel/baytrail/northcluster.c: Rename variableAngel Pons2020-08-021-3/+3
* soc/intel/baytrail/northcluster.c: Tidy up long linesAngel Pons2020-08-021-4/+2
* src: Remove whitespace between 'sizeof' and '('Elyes HAOUAS2020-07-261-1/+1
* {sb,soc}/intel/**/*.c: Use macros for PCI COMMAND bitsAngel Pons2020-07-264-4/+5
* cpu,soc/intel: Drop select SMPKyösti Mälkki2020-07-261-1/+0
* soc/intel/baytrail/southcluster.c: Align with BraswellAngel Pons2020-07-251-22/+12
* soc/intel/baytrail/include/soc/irq.h: Add bracesAngel Pons2020-07-251-2/+2
* soc/intel/baytrail: Simplify pattrs definitionsAngel Pons2020-07-252-8/+4
* soc/intel/baytrail/smm.c: Align with BraswellAngel Pons2020-07-251-5/+5
* soc/intel/baytrail/smihandler.c: Align with BraswellAngel Pons2020-07-251-12/+7
* soc/intel/baytrail/cpu.c: Align with BraswellAngel Pons2020-07-251-4/+3
* soc/intel/baytrail/sd.c: Align with BraswellAngel Pons2020-07-251-7/+6
* soc/intel/baytrail/lpss.c: Align with BraswellAngel Pons2020-07-251-13/+13
* soc/intel/baytrail/lpe.c: Align with BraswellAngel Pons2020-07-251-4/+5
* soc/intel/{baytrail,braswell}: Drop unneeded `return`Angel Pons2020-07-251-18/+18
* soc/intel/baytrail/iosf.c: Add missing bracesAngel Pons2020-07-251-2/+2
* soc/intel/baytrail/elog.c: Align with BraswellAngel Pons2020-07-251-32/+20
* soc/intel/baytrail/cpu.c: Align with BraswellAngel Pons2020-07-251-13/+11
* soc/intel/baytrail/acpi.c: Align with BraswellAngel Pons2020-07-251-46/+40
* soc/intel/baytrail/bootblock/bootblock.c: Move functionsAngel Pons2020-07-251-28/+28
* soc/intel/baytrail: Retype some pointersAngel Pons2020-07-254-14/+14
* src: Use ACPI macrosElyes HAOUAS2020-07-211-5/+5
* soc/intel/baytrail: Add new CPUID 0x30679Mate Kukri2020-07-212-1/+3
* src: Report word-sized access for PM1a_EVTAngel Pons2020-07-201-1/+1
* src: Make HAVE_CF9_RESET set the FADT reset registerAngel Pons2020-07-201-10/+2
* src: Drop useless cache flush settings in FADTAngel Pons2020-07-201-2/+0
* src: Never overwrite `fadt->flags`Angel Pons2020-07-201-1/+1
* src: Drop useless PM1b settings from FADTAngel Pons2020-07-201-16/+0
* src: Drop useless GPE1 settings from FADTAngel Pons2020-07-201-10/+0
* soc/intel/baytrail: Move `acpi_fill_fadt` to fadt.cAngel Pons2020-07-144-116/+126
* src: Drop unused <cpu/x86/tsc.h> includeElyes HAOUAS2020-07-141-1/+0
* soc/intel/baytrail/northcluster.c: Add missing includeElyes HAOUAS2020-07-141-1/+1