summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/braswell/chip.c
Commit message (Expand)AuthorAgeFilesLines
* {northbridge, soc, southbridge}/intel: Make use of pci_dev_set_subsystem()Subrata Banik2019-03-211-15/+1
* device/pci: Fix PCI accessor headersKyösti Mälkki2019-03-011-0/+1
* src/soc/intel/braswell: Use DEVICE_NOOPElyes HAOUAS2019-01-201-5/+3
* device: Use pcidev_on_root()Kyösti Mälkki2019-01-061-2/+2
* src: Remove unneeded whitespaceElyes HAOUAS2018-10-231-3/+3
* Move compiler.h to commonlibNico Huber2018-10-081-1/+0
* soc/intel/braswell: Get rid of device_tElyes HAOUAS2018-06-041-6/+6
* {mb,nb,soc}: Remove references to pci_bus_default_ops()Nico Huber2018-05-081-1/+0
* compiler.h: add __weak macroAaron Durbin2018-04-241-1/+2
* soc/intel/braswell: add USB2 PHY PERPORTRXISET UPDKevin Chiu2017-09-081-0/+30
* soc/intel/braswell: Add USB2 phy setting overrideMatt DeVillier2017-09-081-0/+5
* soc/intel/braswell: Add SoC stepping identify helperMatt DeVillier2017-09-081-0/+81
* soc/intel/braswell: Add I2C clock config optionsDivagar Mohandass2017-09-081-0/+7
* soc/intel/braswell: Add int to unsignedLee Leahy2017-03-171-1/+2
* soc/braswell: Fix issues found during static code analysisRavi Sarawadi2016-01-281-1/+10
* soc/braswell: Disable SD card detect simulation in FSPDivya Sasidharan2016-01-281-0/+3
* tree: drop last paragraph of GPL copyright headerPatrick Georgi2015-10-311-4/+0
* FSP 1.1: Replace soc_ prefix with fsp_Lee Leahy2015-10-271-62/+62
* Braswell: Modify CB to accomodate new FSPv83Subrata Banik2015-10-111-8/+6
* fsp1_1: provide binding to UEFI versionAaron Durbin2015-09-101-1/+1
* Braswell: Add Braswell SOC supportLee Leahy2015-06-251-11/+269
* Remove address from GPLv2 headersPatrick Georgi2015-05-281-1/+1
* Braswell: Use Baytrail as Comparison BaseLee Leahy2015-05-231-0/+93
generated by cgit v1.2.3 (git 2.25.1) at 2024-08-25 11:08:33 +0000