| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | src/soc/intel: Drop unneeded empty lines | Elyes HAOUAS | 2020-09-21 | 1 | -1/+0 |
| * | treewide: Remove "this file is part of" lines | Patrick Georgi | 2020-05-11 | 1 | -1/+0 |
| * | soc/intel/braswell: Use SPDX for GPL-2.0-only files | Angel Pons | 2020-04-06 | 1 | -13/+2 |
| * | soc: Remove copyright notices | Patrick Georgi | 2020-03-18 | 1 | -3/+0 |
| * | {src,util}: Correct typo in comment and debug string | Frans Hendriks | 2019-04-08 | 1 | -1/+1 |
| * | soc/intel/braswell: Correct configuration of interrupts | Frans Hendriks | 2019-02-28 | 1 | -0/+1 |
| * | src/soc/intel/braswell/include/soc/irq.h: Change PIRQ_PIC_IRQDISABLE value | Frans Hendriks | 2018-11-28 | 1 | -1/+2 |
| * | tree: drop last paragraph of GPL copyright header | Patrick Georgi | 2015-10-31 | 1 | -4/+0 |
| * | Braswell: Add Braswell SOC support | Lee Leahy | 2015-06-25 | 1 | -51/+107 |
| * | Remove address from GPLv2 headers | Patrick Georgi | 2015-05-28 | 1 | -1/+1 |
| * | Braswell: Use Baytrail as Comparison Base | Lee Leahy | 2015-05-23 | 1 | -0/+164 |
 |
index : coreboot.git | |
| Coreboot firmware sources | coreboot |
| summaryrefslogtreecommitdiffstats |