summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/braswell/include/soc/ramstage.h
Commit message (Expand)AuthorAgeFilesLines
* soc/intel/braswell: use mp_cpu_bus_initFelix Held2021-10-221-1/+0
* treewide: Remove "this file is part of" linesPatrick Georgi2020-05-111-1/+0
* soc/intel/braswell: Use SPDX for GPL-2.0-only filesAngel Pons2020-04-061-13/+2
* soc: Remove copyright noticesPatrick Georgi2020-03-181-2/+0
* intel/braswell: Remove duplicate set_max_freq() prototypesKyösti Mälkki2019-11-081-1/+0
* soc/{amd,intel}/chip: Use local include for chip.hElyes HAOUAS2019-04-261-1/+2
* soc/intel/braswell: Get rid of device_tElyes HAOUAS2018-06-041-3/+3
* soc/intel/braswell: Add USB2 phy setting overrideMatt DeVillier2017-09-081-0/+1
* soc/intel/braswell: Add SoC stepping identify helperMatt DeVillier2017-09-081-0/+71
* tree: drop last paragraph of GPL copyright headerPatrick Georgi2015-10-311-4/+0
* FSP 1.1: Move common FSP codeLee Leahy2015-10-271-1/+1
* Braswell: Add Braswell SOC supportLee Leahy2015-06-251-14/+12
* Remove address from GPLv2 headersPatrick Georgi2015-05-281-1/+1
* Braswell: Use Baytrail as Comparison BaseLee Leahy2015-05-231-0/+42
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-06 02:41:06 +0000