summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/braswell/include/soc/romstage.h
Commit message (Expand)AuthorAgeFilesLines
* treewide: Remove "this file is part of" linesPatrick Georgi2020-05-111-1/+0
* soc/intel/braswell: Use SPDX for GPL-2.0-only filesAngel Pons2020-04-061-13/+2
* soc: Remove copyright noticesPatrick Georgi2020-03-181-2/+0
* intel/braswell: Remove duplicate set_max_freq() prototypesKyösti Mälkki2019-11-081-1/+0
* {drivers,soc/intel/braswell}: Implement C_ENVIRONMENT_BOOTBLOCK supportFrans Hendriks2019-06-121-3/+1
* sb/intel/*: Delete early_spiPatrick Rudolph2019-05-291-1/+0
* intel/fsp1_1: Drop remnants of `pei_data`Nico Huber2019-05-071-2/+0
* soc/intel/bsw: Move memory init values into `romstage.h`Nico Huber2019-05-071-0/+4
* src: Remove unneeded include "{arch,cpu}/cpu.h"Elyes HAOUAS2018-11-121-1/+0
* drivers/intel/fsp1_1: Remove extra include referencesLee Leahy2016-01-281-2/+1
* tree: drop last paragraph of GPL copyright headerPatrick Georgi2015-10-311-4/+0
* FSP 1.1: Move common FSP codeLee Leahy2015-10-271-1/+1
* soc/intel/common: remove chipset specific callsAaron Durbin2015-10-111-0/+1
* fsp1_1: provide binding to UEFI versionAaron Durbin2015-09-101-1/+1
* Braswell: Add Braswell SOC supportLee Leahy2015-06-251-25/+13
* Remove address from GPLv2 headersPatrick Georgi2015-05-281-1/+1
* Braswell: Use Baytrail as Comparison BaseLee Leahy2015-05-231-0/+54
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-02 23:19:41 +0000