summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/braswell/include
Commit message (Expand)AuthorAgeFilesLines
* ELOG, soc/intel: Avoid some preprocessor useKyösti Mälkki2019-11-081-4/+0
* arch/x86: Drop some __SMM__ guardsKyösti Mälkki2019-11-081-2/+0
* intel/braswell: Remove duplicate set_max_freq() prototypesKyösti Mälkki2019-11-084-24/+1
* intel/pci_devs: Regroup PCI xx_DEVID entriesKyösti Mälkki2019-10-021-31/+33
* soc/intel: Rename some SMM support functionsKyösti Mälkki2019-08-151-7/+3
* soc/intel/braswell/smbus.c: Add support for i2c mode block writeFrans Hendriks2019-06-201-0/+26
* {drivers,soc/intel/braswell}: Implement C_ENVIRONMENT_BOOTBLOCK supportFrans Hendriks2019-06-122-3/+23
* sb/intel/*: Delete early_spiPatrick Rudolph2019-05-291-1/+0
* intel/fsp1_1: Drop remnants of `pei_data`Nico Huber2019-05-073-78/+0
* soc/intel/bsw: Move memory init values into `romstage.h`Nico Huber2019-05-071-0/+4
* intel/fsp1_1: Move MRC cache pointers into `romstage_params`Nico Huber2019-05-071-9/+0
* intel/fsp1_1: Drop `boot_mode` from `pei_data`Nico Huber2019-05-071-3/+0
* soc/{amd,intel}/chip: Use local include for chip.hElyes HAOUAS2019-04-261-1/+2
* {src,util}: Correct typo in comment and debug stringFrans Hendriks2019-04-081-1/+1
* soc/intel/braswell: Correct serial IRQ supportFrans Hendriks2019-04-041-0/+4
* coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)Julius Werner2019-03-081-1/+1
* soc/intel/braswell/include/soc/spi.h: Add OPTYPE valuesFrans Hendriks2019-03-061-0/+5
* soc/intel/braswell/include/soc/pci_devs.h: Add PUNIT_DEVFrans Hendriks2019-03-061-0/+6
* device/mmio.h: Add include file for MMIO opsKyösti Mälkki2019-03-041-1/+0
* soc/intel/braswell: Correct configuration of interruptsFrans Hendriks2019-02-281-0/+1
* buildsystem: Promote rules.h to default includeKyösti Mälkki2019-01-163-3/+0
* soc/intel/braswell/linclude/soc/device_nvs.h: Fix typoFrans Hendriks2018-12-191-1/+2
* src/soc/intel/braswell/include/soc/irq.h: Change PIRQ_PIC_IRQDISABLE valueFrans Hendriks2018-11-281-1/+2
* src/soc/intel/braswell/include/soc/iomap.h: Correct IO_BASE_SIZE and ILB_BASE...Frans Hendriks2018-11-281-2/+3
* src: Remove unneeded include "{arch,cpu}/cpu.h"Elyes HAOUAS2018-11-121-1/+0
* src: Add missing include <stdint.h>Elyes HAOUAS2018-10-301-1/+2
* src: Move common IA-32 MSRs to <cpu/x86/msr.h>Elyes HAOUAS2018-10-111-4/+0
* Move compiler.h to commonlibNico Huber2018-10-084-4/+0
* src: Fix MSR_PKG_CST_CONFIG_CONTROL register nameElyes HAOUAS2018-10-051-1/+1
* soc/intel/braswell/ramstage.c: Add SoC stepping D-1 supportFrans Hendriks2018-09-211-1/+4
* cbtable: remove chromeos_acpi from cbtableJoel Kitching2018-08-222-4/+1
* google/cyan: Switch Touchpad and Touchscreen interrupts to be level-triggeredMatt DeVillier2018-08-021-4/+5
* soc/intel/braswell: Get rid of device_tElyes HAOUAS2018-06-042-5/+5
* soc/intel/braswell: Save/restore GMA OpRegion addressMatt DeVillier2018-03-301-1/+36
* soc/intel/common/opregion: Get rid of opregion.cPatrick Rudolph2018-03-301-3/+0
* sb and soc: Enforce correct offset of member "chromeos" in global_nvs_tJonathan Neuschäfer2017-11-041-3/+5
* soc/intel/braswell/acpi: Clean OpRegion upPatrick Rudolph2017-09-301-3/+0
* soc/intel/braswell: refactor rtc failure checkingAaron Durbin2017-09-201-0/+3
* soc/intel/braswell: Add USB2 phy setting overrideMatt DeVillier2017-09-081-0/+1
* soc/intel/braswell: Add SoC stepping identify helperMatt DeVillier2017-09-081-0/+71
* soc/intel/braswell: Put SERIRQ in quiet modeHannah Williams2017-08-251-0/+3
* Rename __attribute__((packed)) --> __packedStefan Reinauer2017-07-134-4/+8
* fsp/gop: Add running the GOP to the choice of gfx initNico Huber2017-06-081-2/+0
* soc/intel/braswell: Fix spacing issues detected by checkpatchLee Leahy2017-03-171-1/+1
* intel: Fix copy/paste error in license textMarshall Dawson2017-01-163-3/+3
* src/soc: Capitalize CPU, ACPI, RAM and ROMElyes HAOUAS2016-07-311-2/+2
* Remove extra newlines from the end of all coreboot files.Martin Roth2016-07-311-1/+0
* chromeos mainboards: remove chromeos.aslAaron Durbin2016-07-301-0/+2
* soc/intel/braswell: use common Intel ACPI hardware definitionsAaron Durbin2016-07-151-13/+1
* soc/braswell: Add interface to program USB2_COMPBG registershkim2016-01-281-0/+10
generated by cgit v1.2.3 (git 2.25.1) at 2024-09-28 23:00:12 +0000