summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/braswell/memmap.c
Commit message (Expand)AuthorAgeFilesLines
* coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)Julius Werner2019-03-081-1/+1
* arch/io.h: Drop unnecessary includeKyösti Mälkki2019-03-041-1/+0
* src: Remove unneeded include <console/console.h>Elyes HAOUAS2018-11-161-1/+0
* drivers/intel/fsp1_1: Fix spelling error in API and copyrightLee Leahy2016-01-311-3/+3
* tree: drop last paragraph of GPL copyright headerPatrick Georgi2015-10-311-4/+0
* FSP 1.1: Move common FSP codeLee Leahy2015-10-271-1/+1
* intel/common: fix stage_cache_external_region()Aaron Durbin2015-08-141-0/+39
* intel fsp: remove CHIPSET_RESERVED_MEM_BYTESAaron Durbin2015-07-211-1/+1
* Braswell: Add Braswell SOC supportLee Leahy2015-06-251-4/+56
* Remove address from GPLv2 headersPatrick Georgi2015-05-281-1/+1
* Braswell: Use Baytrail as Comparison BaseLee Leahy2015-05-231-0/+33