summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/braswell/romstage/romstage.c
Commit message (Expand)AuthorAgeFilesLines
* soc/intel: Use config_of()Kyösti Mälkki2019-07-181-1/+1
* {drivers,soc/intel/braswell}: Implement C_ENVIRONMENT_BOOTBLOCK supportFrans Hendriks2019-06-121-95/+0
* soc/intel/braswell: Don't use CAR_GLOBALArthur Heymans2019-05-291-23/+18
* soc/intel/braswell: Remove unused include <timestamp.h>Elyes HAOUAS2019-05-131-1/+0
* soc/{amd,intel}/chip: Use local include for chip.hElyes HAOUAS2019-04-261-1/+2
* src: Use include <reset.h> when appropriateElyes HAOUAS2019-03-291-1/+0
* soc/intel/braswell/romstage: Drop unused 'include <rtc.h>'Elyes HAOUAS2019-03-191-1/+0
* src: Drop unused 'include <romstage_handoff.h>'Elyes HAOUAS2019-03-181-1/+0
* coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)Julius Werner2019-03-081-2/+2
* device/mmio.h: Add include file for MMIO opsKyösti Mälkki2019-03-041-0/+1
* device/pci: Fix PCI accessor headersKyösti Mälkki2019-03-011-0/+1
* device: Use pcidev_on_root()Kyösti Mälkki2019-01-061-1/+1
* arch/x86: Drop spurious arch/stages.h includesKyösti Mälkki2018-12-281-1/+0
* src: Get rid of duplicated includesElyes HAOUAS2018-11-161-1/+0
* src: Remove unneeded include "{arch,cpu}/cpu.h"Elyes HAOUAS2018-11-121-1/+0
* src/soc/intel/braswell/romstage/romstage.c: Perform RTC init in romstageFrans Hendriks2018-11-051-0/+21
* drivers/tpm: Add TPM ramstage driver for devices without vboot.Philipp Deppenwiese2018-07-251-1/+0
* security/tpm: Unify the coreboot TPM software stackPhilipp Deppenwiese2018-06-041-1/+1
* security/tpm: Change TPM naming for different layers.Philipp Deppenwiese2018-01-181-1/+1
* security/tpm: Move tpm TSS and TSPI layer to security sectionPhilipp Deppenwiese2018-01-181-1/+1
* drivers/mrc_cache: move mrc_cache support to driversAaron Durbin2017-12-171-1/+1
* lib: put romstage_handoff implementation in own compilation unitAaron Durbin2016-12-011-0/+1
* soc/intel/braswell: use common Intel ACPI hardware definitionsAaron Durbin2016-07-151-9/+8
* soc/braswell: Fix issues found during static code analysisRavi Sarawadi2016-01-281-0/+8
* Strago: Enable CA MirrorShobhit Srivastava2016-01-281-0/+1
* tree: drop last paragraph of GPL copyright headerPatrick Georgi2015-10-311-4/+0
* FSP 1.1: Replace soc_ prefix with fsp_Lee Leahy2015-10-271-12/+12
* intel fsp1_1: prepare for romstage vboot verification splitAaron Durbin2015-10-111-10/+2
* soc/intel/common: remove chipset specific callsAaron Durbin2015-10-111-0/+1
* intel SOC common: Remove unused parametersLee Leahy2015-10-111-1/+1
* fsp1_1: provide binding to UEFI versionAaron Durbin2015-09-101-1/+1
* fsp raminit: Add romstage_params to soc_memory_init_paramsDuncan Laurie2015-08-291-10/+11
* Braswell: Update to end of June.Lee Leahy2015-07-061-0/+4
* Braswell: Add Braswell SOC supportLee Leahy2015-06-251-219/+99
* Remove address from GPLv2 headersPatrick Georgi2015-05-281-1/+1
* Move TPM code out of chromeosVladimir Serbinenko2015-05-271-9/+4
* Braswell: Use Baytrail as Comparison BaseLee Leahy2015-05-231-0/+377
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-09 05:59:27 +0000