summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/braswell/southcluster.c
Commit message (Expand)AuthorAgeFilesLines
* soc/intel: Use config_of()Kyösti Mälkki2019-07-181-1/+1
* {soc, southbridge} : Correct typo in commentFrans Hendriks2019-05-031-1/+1
* soc/intel/braswell: Correct serial IRQ supportFrans Hendriks2019-04-041-10/+30
* soc/intel/braswell: Use IRQ 9 for SCIFrans Hendriks2019-03-191-1/+10
* soc/intel/braswell: Reserve IOAPIC and ROM resourcesFrans Hendriks2019-03-181-0/+5
* src: Drop unused 'include <romstage_handoff.h>'Elyes HAOUAS2019-03-181-1/+0
* src: Drop unused 'include <arch/acpigen.h>'Elyes HAOUAS2019-03-121-1/+0
* device/mmio.h: Add include file for MMIO opsKyösti Mälkki2019-03-041-0/+1
* device/pci: Fix PCI accessor headersKyösti Mälkki2019-03-011-0/+1
* src/soc/intel/braswell/southcluster.c: Config ISA DMA controllerFrans Hendriks2019-02-281-0/+3
* soc/intel/braswell: Correct configuration of interruptsFrans Hendriks2019-02-281-3/+120
* src/soc/intel/braswell/southcluster.c: Config i8254 timerFrans Hendriks2018-12-061-0/+4
* src/soc/intel/braswell/southcluster.c: Replace fixed values by definesFrans Hendriks2018-11-231-2/+2
* src: Remove unneeded include <cbmem.h>Elyes HAOUAS2018-11-161-1/+0
* src/soc/intel/braswell/romstage/romstage.c: Perform RTC init in romstageFrans Hendriks2018-11-051-9/+0
* src: Remove unneeded whitespaceElyes HAOUAS2018-10-231-13/+13
* Move compiler.h to commonlibNico Huber2018-10-081-1/+0
* soc/intel/braswell: Get rid of device_tElyes HAOUAS2018-06-041-11/+13
* compiler.h: add __weak macroAaron Durbin2018-04-241-1/+2
* soc/intel/braswell: refactor rtc failure checkingAaron Durbin2017-09-201-17/+2
* soc/intel/braswell: Put SERIRQ in quiet modeHannah Williams2017-08-251-0/+13
* soc/intel/braswell: Fix SPI write after FLOCKDN is setHannah Williams2017-08-071-2/+1
* soc/intel/braswell: Fix most of the issues detected by checkpatchLee Leahy2017-03-171-1/+0
* soc/intel/braswell: Add int to unsignedLee Leahy2017-03-171-1/+1
* tree: drop last paragraph of GPL copyright headerPatrick Georgi2015-10-311-4/+0
* Braswell: Update the ACPI tablesLee Leahy2015-07-061-0/+4
* Braswell: Add Braswell SOC supportLee Leahy2015-06-251-210/+151
* Remove address from GPLv2 headersPatrick Georgi2015-05-281-1/+1
* Braswell: Use Baytrail as Comparison BaseLee Leahy2015-05-231-0/+572
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-15 03:05:42 +0000