| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | soc/intel/braswell: refactor rtc failure checking | Aaron Durbin | 2017-09-20 | 1 | -17/+2 |
| * | soc/intel/braswell: Put SERIRQ in quiet mode | Hannah Williams | 2017-08-25 | 1 | -0/+13 |
| * | soc/intel/braswell: Fix SPI write after FLOCKDN is set | Hannah Williams | 2017-08-07 | 1 | -2/+1 |
| * | soc/intel/braswell: Fix most of the issues detected by checkpatch | Lee Leahy | 2017-03-17 | 1 | -1/+0 |
| * | soc/intel/braswell: Add int to unsigned | Lee Leahy | 2017-03-17 | 1 | -1/+1 |
| * | tree: drop last paragraph of GPL copyright header | Patrick Georgi | 2015-10-31 | 1 | -4/+0 |
| * | Braswell: Update the ACPI tables | Lee Leahy | 2015-07-06 | 1 | -0/+4 |
| * | Braswell: Add Braswell SOC support | Lee Leahy | 2015-06-25 | 1 | -210/+151 |
| * | Remove address from GPLv2 headers | Patrick Georgi | 2015-05-28 | 1 | -1/+1 |
| * | Braswell: Use Baytrail as Comparison Base | Lee Leahy | 2015-05-23 | 1 | -0/+572 |
 |
index : coreboot.git | |
| Coreboot firmware sources | coreboot |
| summaryrefslogtreecommitdiffstats |