summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/broadwell/Kconfig
Commit message (Expand)AuthorAgeFilesLines
* soc/intel/broadwell: Unselect VBOOT_STARTS_IN_ROMSTAGEYu-Ping Wu2022-08-171-16/+1
* Revert "soc/intel/broadwell: Drop vboot support"Yu-Ping Wu2022-08-171-0/+26
* broadwell: Decouple LPDDR3 DQ/DQS maps from `pei_data`Angel Pons2022-08-141-0/+6
* soc/intel/broadwell: Drop vboot supportYu-Ping Wu2022-07-141-26/+0
* soc/{amd/stoneyridge,intel}: Don't select VBOOT_SEPARATE_VERSTAGEArthur Heymans2022-04-291-1/+0
* Rename ECAM-specific MMCONF KconfigsShelley Chen2021-11-101-2/+2
* src/soc to src/superio: Fix spelling errorsMartin Roth2021-10-051-1/+1
* cpu/intel/haswell: Select `HAVE_DISPLAY_MTRRS`Angel Pons2021-06-161-1/+0
* soc/intel/broadwell: Separate PCH KconfigAngel Pons2021-06-161-68/+4
* soc/intel/broadwell/pch: Drop device NVS remaindersAngel Pons2021-06-141-1/+0
* soc/intel/broadwell: Re-do SerialIO UART console supportAngel Pons2021-06-141-12/+8
* soc/intel/broadwell: Use Lynx Point hda_verb.cAngel Pons2021-03-221-1/+3
* vc/google/chromeos: Always use CHROMEOS_RAMOOPS_DYNAMICKyösti Mälkki2021-02-161-3/+0
* soc/inteL/broadwell: Move select CHROMEOS_RAMOOPS_DYNAMICKyösti Mälkki2021-02-161-0/+3
* soc/intel/broadwell: Use common MADT codeAngel Pons2021-02-101-0/+1
* soc/intel/broadwell: Use common {DMI,EP,MCH}BAR accessorsAngel Pons2021-02-071-0/+9
* soc/intel/broadwell: Conditionally skip PRE_GRAPHICS_DELAYKyösti Mälkki2021-02-061-9/+0
* soc/intel/broadwell: Define and use MMCONF_BUS_NUMBERAngel Pons2021-01-301-1/+3
* ACPI: Separate device_nvs_tKyösti Mälkki2021-01-271-0/+1
* soc/intel/broadwell: Select CPU_INTEL_HASWELLAngel Pons2021-01-241-26/+2
* soc/intel/broadwell: Allow to use Haswell CPU code insteadAngel Pons2021-01-241-1/+1
* soc/intel/broadwell: Select INTEL_LYNXPOINT_LPAngel Pons2021-01-241-0/+4
* soc/intel/broadwell: Move MAX_CPUS from mb to SoCFelix Singer2021-01-061-0/+4
* Revert "broadwell: Switch to using common ACPI _SWS code"Angel Pons2020-11-031-1/+0
* Revert "broadwell: update processor power limits configuration"Angel Pons2020-10-301-3/+0
* soc/intel/broadwell: Use common early SMBus codeAngel Pons2020-10-231-0/+1
* src: Rename EM100Pro-specific SPI console Kconfig optionAngel Pons2020-10-131-1/+1
* drivers/spi: Add BOOT_DEVICE_SPI_FLASH_NO_EARLY_WRITES configShelley Chen2020-10-021-0/+1
* arch/x86: Introduce `ARCH_ALL_STAGES_X86_32`Angel Pons2020-09-261-4/+1
* cpu,soc/intel: Drop select SMPKyösti Mälkki2020-07-261-1/+0
* arch/x86: Remove NO_FIXED_XIP_ROM_SIZEKyösti Mälkki2020-06-151-1/+0
* ACPI: Remove Kconfig COMMON_FADTKyösti Mälkki2020-06-101-1/+0
* soc/intel/baytrail,braswell,broadwell,quark: Select COMMON_FADTKyösti Mälkki2020-06-071-0/+1
* broadwell: update processor power limits configurationSumeet R Pawnikar2020-05-181-1/+4
* soc/intel/broadwell: Drop old forked version of SMBUS supportKyösti Mälkki2020-01-091-0/+1
* arch/x86,soc/intel: Drop RESET_ON_INVALID_RAMSTAGE_CACHEKyösti Mälkki2019-12-191-10/+0
* sb/intel/common/spi: Add Baytrail/Braswell supportArthur Heymans2019-11-261-1/+1
* Kconfig: Drop the C_ENVIRONMENT_BOOTBLOCK symbolArthur Heymans2019-11-251-1/+0
* soc/intel/broadwell: Use common INTEL_SB SPI codeArthur Heymans2019-11-101-0/+1
* soc/intel/broadwell: Use common SB RTC codeArthur Heymans2019-11-101-0/+1
* intel/broadwell: Switch to TSC_MONOTONIC_TIMERKyösti Mälkki2019-11-031-0/+1
* cpu/x86/tsc: Flip and rename TSC_CONSTANT_RATE to UNKNOWN_TSC_RATEKyösti Mälkki2019-11-031-1/+0
* arch/x86: Flip option NO_CAR_GLOBAL_MIGRATIONKyösti Mälkki2019-08-111-1/+0
* arch/x86: Enable POSTCAR_CONSOLE by defaultKyösti Mälkki2019-08-111-1/+0
* lib/stage_cache: Refactor Kconfig optionsKyösti Mälkki2019-08-081-1/+0
* arch/x86: Flip HAVE_MONOTONIC_TIMER defaultKyösti Mälkki2019-07-091-1/+0
* cpu/x86: Flip SMM_TSEG defaultKyösti Mälkki2019-07-091-1/+0
* {soc,northbridge}/Kconfig: Remove unused CACHE_MRC_SIZE_KBElyes HAOUAS2019-06-281-4/+0
* soc/intel/broadwell: Enable LPC/SIO setup in bootblockArthur Heymans2019-05-151-1/+0
* nb/intel/broadwell: Add an option for where verstage startsArthur Heymans2019-05-151-1/+24
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-15 06:18:01 +0000