summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/broadwell
Commit message (Expand)AuthorAgeFilesLines
* soc,southbridge/intel: Avoid preprocessor with HAVE_SMI_HANDLERKyösti Mälkki2019-07-131-3/+1
* cpu/x86: Move smm_lock() prototypeKyösti Mälkki2019-07-131-0/+1
* arch/x86: Flip HAVE_MONOTONIC_TIMER defaultKyösti Mälkki2019-07-091-1/+0
* cpu/x86: Flip SMM_TSEG defaultKyösti Mälkki2019-07-091-1/+0
* soc/intel: Replace uses of dev_find_slot()Kyösti Mälkki2019-07-043-4/+4
* arch/x86: Adjust size of postcar stackKyösti Mälkki2019-07-041-3/+2
* {soc,northbridge}/Kconfig: Remove unused CACHE_MRC_SIZE_KBElyes HAOUAS2019-06-281-4/+0
* src/soc/intel: Avoid NULL pointer dereferenceJohn Zhao2019-06-031-0/+6
* src/soc: Add missing 'include <types.h>'Elyes HAOUAS2019-05-291-0/+1
* sb/intel/*: Delete early_spiPatrick Rudolph2019-05-293-147/+0
* Clean up unused arch/early_variables.h headerArthur Heymans2019-05-292-2/+0
* soc/{baytrail/braswell/broadwell}: fix flashconsole on platformMatt DeVillier2019-05-221-0/+6
* soc/intel/broadwell/romstage: Clean up unused bist variableArthur Heymans2019-05-151-1/+0
* soc/intel/broadwell: Enable LPC/SIO setup in bootblockArthur Heymans2019-05-155-52/+49
* nb/intel/broadwell: Add an option for where verstage startsArthur Heymans2019-05-153-2/+32
* soc/intel/broadwell: Use C_ENVIRONMENT_BOOTBLOCKArthur Heymans2019-05-157-78/+26
* soc/intel/broadwell: Use the common cpu/intel/car romstage entryArthur Heymans2019-05-152-19/+5
* vboot: remove OPROM-related codeJoel Kitching2019-05-151-1/+1
* soc/intel/broadwell: Clean up the bootflowArthur Heymans2019-05-142-26/+23
* soc/intel/broadwell: Don't use a pointer for pei_dataArthur Heymans2019-05-142-5/+4
* soc/intel/broadwell: Move GPIO init to a common placeArthur Heymans2019-05-142-0/+6
* Fix code that would trip -Wtype-limitsJulius Werner2019-05-061-1/+1
* soc/intel/{broadwell, skylake}: Remove unused pch_log_state() declarationSubrata Banik2019-05-021-1/+0
* vboot: refactor OPROM codeJoel Kitching2019-04-301-1/+1
* cpu/intel/car/non-evict: Select NO_FIXED_XIP_ROM_SIZEArthur Heymans2019-04-251-0/+1
* Klocwork: Fix the Null pointer derefernce found by klocworkThejaswani Putta2019-04-231-0/+3
* src: Use include <delay.h> when appropriateElyes HAOUAS2019-04-067-7/+0
* vboot: Select CONFIG_VBOOT_OPROM_MATTERS in more casesJulius Werner2019-04-011-0/+1
* Move calls to quick_ram_check() before CBMEM initKyösti Mälkki2019-03-271-4/+0
* device/pciexp_device: Convert LTR non-snoop/snoop value into common macroSubrata Banik2019-03-271-1/+3
* soc/intel/broadwell: Fix use of CONFIG_USBDEBUGKyösti Mälkki2019-03-222-2/+2
* {northbridge, soc, southbridge}/intel: Make use of generic set_subsystem()Subrata Banik2019-03-211-11/+1
* {northbridge, soc, southbridge}/intel: Make use of pci_dev_set_subsystem()Subrata Banik2019-03-212-19/+2
* src: Use 'include <string.h>' when appropriateElyes HAOUAS2019-03-205-5/+0
* src: Drop unused 'include <device/pciexp.h>'Elyes HAOUAS2019-03-161-1/+0
* coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)Julius Werner2019-03-0815-33/+33
* src: Drop unused include <arch/acpi.h>Elyes HAOUAS2019-03-061-1/+0
* device/mmio.h: Add include file for MMIO opsKyösti Mälkki2019-03-0411-10/+11
* arch/io.h: Drop unnecessary includeKyösti Mälkki2019-03-0418-18/+0
* arch/x86/acpi: Remove obsolete acpi_gen_regaddr resv fieldElyes HAOUAS2019-03-041-9/+9
* device/pci: Fix PCI accessor headersKyösti Mälkki2019-03-0121-0/+21
* intel/spi: Switch to native PCI config accessorsKyösti Mälkki2019-02-281-33/+5
* security/vboot: Add measured boot modePhilipp Deppenwiese2019-02-251-0/+1
* soc/intel/broadwell: Don't use CAR_GLOBALArthur Heymans2019-02-131-4/+3
* postcar: Make more use of postcar_frame_add_romcache()Nico Huber2019-02-121-2/+1
* soc/intel/bdw: Remove spurious commentNico Huber2019-02-111-1/+0
* soc/{amd,intel}: Remove needless '&' on function pointersElyes HAOUAS2019-01-236-27/+27
* drivers/spi: Add controller protection typeRizwan Qureshi2019-01-212-3/+22
* cpu/intel/car: Prepare for C_ENVIRONMENT_BOOTBLOCKKyösti Mälkki2019-01-082-6/+11
* soc/intel: Standardize names of common MSRsElyes HAOUAS2019-01-073-10/+10
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-12 21:53:50 +0000