summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/cannonlake/include/soc/pci_devs.h
Commit message (Expand)AuthorAgeFilesLines
* soc/intel/cannonlake: Rename SA_DEV_SLOT_DSPFelix Singer2021-12-121-3/+3
* soc/intel/cannonlake: Use new IRQ moduleTim Wawrzynczak2021-06-291-0/+1
* soc/intel/cannonlake: Add some missing DEVFN macrosTim Wawrzynczak2021-06-291-0/+12
* treewide: Remove "this file is part of" linesPatrick Georgi2020-05-111-1/+0
* soc/intel/cannonlake: Use SPDX for GPL-2.0-only filesAngel Pons2020-04-061-13/+2
* soc: Remove copyright noticesPatrick Georgi2020-03-181-2/+0
* soc/intel: Guard remaining SA_DEV_ROOT definitionKyösti Mälkki2019-07-251-0/+2
* soc/intel: Expand SA_DEV_ROOT for ramstageKyösti Mälkki2019-07-211-11/+8
* soc/intel: Fix regression with hidden PCI devicesKyösti Mälkki2019-07-171-2/+2
* soc/intel/{cannonlake,icelake}: Do not define PCH_DEV_PMC in ramstageFurquan Shaikh2019-07-071-0/+12
* soc/intel: Replace uses of dev_find_slot()Kyösti Mälkki2019-07-041-2/+2
* arch/io.h: Drop unnecessary includeKyösti Mälkki2019-03-041-1/+0
* buildsystem: Promote rules.h to default includeKyösti Mälkki2019-01-161-1/+0
* soc/intel/cannonlake: Enable/Disable IPU based on devicetree switchV Sowmya2019-01-091-0/+4
* src: Get rid of duplicated includesElyes HAOUAS2018-11-161-1/+0
* soc/intel/cannonlake: Add new cannon lake PCH-H supportpraveen hodagatta pranesh2018-10-171-1/+19
* soc/intel/{cannonlake,skylake}: Add _soc_ prefix in spi soc routineSubrata Banik2017-11-111-22/+0
* soc/intel/cannonlake: Update PCIE CLKREQ programingLijian Zhao2017-10-181-0/+8
* soc/intel/cannonlake: Add SPI flash controller driverLijian Zhao2017-08-171-0/+2
* soc/intel/cannonlake: Add missing _PCH_DEV definitionsFurquan Shaikh2017-08-111-6/+21
* soc/intel/cannonlake: Add PCI dev macros and IDsAndrey Petrov2017-07-121-0/+175
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-27 05:08:54 +0000