index
:
coreboot.git
24.02_branch
4.1
4.10_branch
4.11_branch
4.12_branch
4.14_branch
4.15_branch
4.16_branch
4.18_branch
4.19_branch
4.2
4.20_branch
4.22_branch
4.3
4.4
4.8_branch
classic-2014.10
coreboot-v1
coreboot-v3
main
master
rampayload
Coreboot firmware sources
coreboot
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
soc
/
intel
/
cannonlake
/
include
Commit message (
Expand
)
Author
Age
Files
Lines
*
soc/intel/common/block: Move tco common functions into block/smbus
Subrata Banik
2019-01-10
1
-9
/
+4
*
soc/intel/cannonlake: Enable/Disable IPU based on devicetree switch
V Sowmya
2019-01-09
1
-0
/
+4
*
soc/intel/cannonlake: Add chipset event logging
Duncan Laurie
2019-01-08
1
-2
/
+0
*
soc/intel/cannonlake: Add cannonlake ACPI GPIO op
Lijian Zhao
2019-01-03
2
-0
/
+2
*
soc/intel/cannonlake: Amend comment typo
Lijian Zhao
2018-12-19
1
-1
/
+1
*
soc/intel/cannonlake: Fix CNL-H GPIO pin map
Duncan Laurie
2018-12-14
1
-208
/
+304
*
soc/intel/cannonlake: Delete unused macros in lpc.h
Subrata Banik
2018-11-27
1
-10
/
+0
*
src: Get rid of duplicated includes
Elyes HAOUAS
2018-11-16
1
-1
/
+0
*
src: Remove unneeded include "{arch,cpu}/cpu.h"
Elyes HAOUAS
2018-11-12
2
-2
/
+0
*
src: Add missing include <stdint.h>
Elyes HAOUAS
2018-11-01
1
-0
/
+2
*
src: Add missing include <stdint.h>
Elyes HAOUAS
2018-10-30
1
-0
/
+2
*
soc/intel/cannonlake: Add back PM TIMER EMULATION
Lijian Zhao
2018-10-26
1
-0
/
+3
*
soc/intel/cannonlake: Add CNP PCH-H gpio pin definitions
praveen hodagatta pranesh
2018-10-17
4
-4
/
+660
*
soc/intel/cannonlake: Add new cannon lake PCH-H support
praveen hodagatta pranesh
2018-10-17
1
-1
/
+19
*
src: Move common IA-32 MSRs to <cpu/x86/msr.h>
Elyes HAOUAS
2018-10-11
1
-7
/
+0
*
soc/intel/cannonlake: Make correct IRQ mapping for CNL SA and PCH PCI devices
Subrata Banik
2018-10-09
1
-4
/
+5
*
soc/intel/cannonlake: Ensure FSP don't override ITSS IPCx registers
Subrata Banik
2018-10-09
1
-0
/
+3
*
Move compiler.h to commonlib
Nico Huber
2018-10-08
2
-2
/
+0
*
src/soc/intel/cannonlake: Fix IA32_PLATFORM_DCA_CAP address
Elyes HAOUAS
2018-10-04
1
-1
/
+1
*
soc/intel/cannonlake: Correct ITSS port id.
praveen hodagatta pranesh
2018-09-21
1
-1
/
+1
*
soc/intel/cannonlake: Remove const for spd_smbus_address
Lijian Zhao
2018-09-20
1
-1
/
+1
*
soc/intel/cannonlake: Update PMC base address for CNP H and LP
Maulik V Vaghela
2018-08-30
1
-0
/
+12
*
soc/intel/cannonlake: Change LPDDR4 to MEMCFG
Lijian Zhao
2018-08-28
1
-15
/
+24
*
cbtable: remove chromeos_acpi from cbtable
Joel Kitching
2018-08-22
1
-1
/
+1
*
soc/intel/common/block: Move common uart function to block/uart
Subrata Banik
2018-08-20
2
-3
/
+4
*
soc/intel/common/block: Move p2sb common functions into block/p2sb
Subrata Banik
2018-06-28
1
-3
/
+0
*
soc/intel/cannonlake: Remove DMA support for PTT
Subrata Banik
2018-06-22
1
-4
/
+0
*
soc/intel/common/block: Add common chip config block
Subrata Banik
2018-06-06
1
-0
/
+21
*
src/soc: Get rid of whitespace before tab
Elyes HAOUAS
2018-06-04
1
-1
/
+1
*
soc/intel/cannonlake: Add emmc/sdc port id
Lijian Zhao
2018-02-22
1
-0
/
+2
*
soc/intel/cannonlake: Add provision to make CSME function disable in SMM mode
Subrata Banik
2018-02-22
1
-0
/
+1
*
src/soc: Fix various typos
Jonathan Neuschäfer
2018-02-20
2
-3
/
+3
*
soc/intel/cannonlake: Add missing GPIO pin definitions
Lijian Zhao
2018-02-16
2
-32
/
+133
*
soc/intel/cannonlake: Add Pch iSCLK programming
Lijian Zhao
2018-02-11
1
-0
/
+1
*
src/soc/intel/cannonlake: Update C-state latency control limits
Vaibhav Shankar
2018-01-23
1
-7
/
+7
*
mainboard/intel/cannonlake_rvp: Add support for MAX98373 speaker amp
N, Harshapriya
2018-01-23
1
-0
/
+1
*
soc/intel/cannonlake: Add audio NHLT support
Lijian Zhao
2018-01-23
1
-0
/
+43
*
soc/intel/cannonlake: Remove redundent CNL CPUID macros
Subrata Banik
2018-01-09
1
-7
/
+1
*
soc/intel/cannonlake: provide LPDDR4 memory init
Nick Vaccaro
2018-01-07
1
-0
/
+106
*
soc/intel/cannonlake: Correct PMC/GPIO routing information
Lijian Zhao
2018-01-05
1
-0
/
+10
*
src/soc/intel/cannonlake: Add _PRW for CNVi
Bora Guvendik
2017-12-13
1
-9
/
+13
*
soc/intel/cannonlake: Add support for D0 stepping
Lijian Zhao
2017-12-11
1
-0
/
+1
*
soc/intel/cannonlake: Add PCH ID support in bootblock/report_platform.c
Subrata Banik
2017-12-08
1
-2
/
+0
*
soc/intel/cannonlake: Fix DSX_CFG macro name for AC_PRESENT
Furquan Shaikh
2017-12-05
1
-1
/
+1
*
soc/intel/cannonlake: fix gpio pin numbers
Bora Guvendik
2017-11-17
1
-165
/
+169
*
soc/intel/{cannonlake,skylake}: Add _soc_ prefix in spi soc routine
Subrata Banik
2017-11-11
1
-22
/
+0
*
sb and soc: Enforce correct offset of member "chromeos" in global_nvs_t
Jonathan Neuschäfer
2017-11-04
1
-0
/
+2
*
soc/intel/cannonlake: Use common p2sb driver
Lijian Zhao
2017-10-27
1
-0
/
+3
*
soc/intel/cannonlake: Add support for C state and P state
Shaunak Saha
2017-10-26
1
-1
/
+1
*
soc/intel/cannonlake: Fix HECI error on reset
Lijian Zhao
2017-10-19
1
-1
/
+1
[next]